Isolation Design Flow Effectiveness Evaluation Methodology for Zynq SoCs
Static Random-Access Memory (SRAM)-based Field Programmable Gate Arrays (FPGAs) are increasingly being used in many application domains due to their higher logic density and reconfiguration capabilities. However, with state-of-the-art FPGAs being manufactured in the latest technology nodes, reliabil...
Main Authors: | Arsalan Ali Malik, Anees Ullah, Ali Zahir, Affaq Qamar, Shadan Khan Khattak, Pedro Reviriego |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-05-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/5/814 |
Similar Items
-
VR-ZYCAP: A Versatile Resourse-Level ICAP Controller for ZYNQ SOC
by: Bushra Sultana, et al.
Published: (2021-04-01) -
HW/SW Co-Design for Dates Classification on Xilinx Zynq SoC
by: Ahmed Chiheb Ammari, et al.
Published: (2020-04-01) -
Speed vs. efficiency: A framework for high-frequency trading algorithms on FPGA using Zynq SoC platform
by: Abbas Ali, et al.
Published: (2024-06-01) -
SoC design of an intelligent network processor microchip with data security features /
by: Mohamed Khalil Mohd. Hani, et al.
Published: (2005) -
Automatic Model Creation to Support Network Monitoring
by: Marko Maatta, et al.
Published: (2014-01-01)