Disturbance Characteristics of 1T DRAM Arrays Consisting of Feedback Field-Effect Transistors
Challenges in scaling dynamic random-access memory (DRAM) have become a crucial problem for implementing high-density and high-performance memory devices. Feedback field-effect transistors (FBFETs) have great potential to overcome the scaling challenges because of their one-transistor (1T) memory be...
Main Authors: | Juhee Jeon, Kyoungah Cho, Sangsig Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-05-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/14/6/1138 |
Similar Items
-
Switchable‐Memory Operation of Silicon Nanowire Transistor
by: Yoonjoong Kim, et al.
Published: (2018-12-01) -
Design and Simulation of Logic-In-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor
by: Eunwoo Baek, et al.
Published: (2022-04-01) -
Reconfigurable Logic‐In‐Memory Cell Comprising Triple‐Gated Feedback Field‐Effect Transistors
by: Jongseong Han, et al.
Published: (2023-12-01) -
Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM
by: Yejin Ha, et al.
Published: (2021-10-01) -
Logic‐in‐Memory Operation of Ternary NAND/NOR Universal Logic Gates using Double‐Gated Feedback Field‐Effect Transistors
by: Jaemin Son, et al.
Published: (2023-04-01)