Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip

Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip

In this paper, we propose a compact and low-power mixed-signal approach to implementing convolutional operators that are often responsible for most of the chip area and power consumption of Convolutional Neural Network (CNN) processing chips. The convolutional operators consist of several multiply-a...

Full description

Bibliographic Details
Main Authors:	Malik Summair Asghar, Saad Arslan, HyungWon Kim
Format:	Article
Language:	English
Published:	MDPI AG 2023-12-01
Series:	Sensors
Subjects:	mixed-signal convolutional operation analog multiplier neural network accelerator convolutional neural network artificial intelligence neuromorphic engineering
Online Access:	https://www.mdpi.com/1424-8220/23/23/9612

Similar Items

A Low-Power Spiking Neural Network Chip Based on a Compact LIF Neuron and Binary Exponential Charge Injector Synapse Circuits
by: Malik Summair Asghar, et al.
Published: (2021-06-01)

A Compact and Low-Power SoC Design for Spiking Neural Network Based on Current Multiplier Charge Injector Synapse
by: Malik Summair Asghar, et al.
Published: (2023-07-01)

AoCStream: All-on-Chip CNN Accelerator with Stream-Based Line-Buffer Architecture and Accelerator-Aware Pruning
by: Hyeong-Ju Kang, et al.
Published: (2023-09-01)

Analog Circuit Fault Diagnosis Using a Novel Variant of a Convolutional Neural Network
by: Liang Han, et al.
Published: (2021-12-01)

A Novel Analog Circuit Soft Fault Diagnosis Method Based on Convolutional Neural Network and Backward Difference
by: Chenggong Zhang, et al.
Published: (2021-06-01)

A High-Accuracy Hardware-Efficient Multiply–Accumulate (MAC) Unit Based on Dual-Mode Truncation Error Compensation for CNNs
by: Song-Nien Tang, et al.
Published: (2020-01-01)

Design of a Convolutional Neural Network Accelerator Based on On-Chip Data Reordering
by: Yang Liu, et al.
Published: (2024-03-01)

Demonstrating Analog Inference on the BrainScaleS-2 Mobile System
by: Yannik Stradmann, et al.
Published: (2022-01-01)

MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES
by: Victor A. Egiazarian, et al.
Published: (2020-08-01)

RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs
by: Weijie You, et al.
Published: (2021-01-01)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

Minimum signed digit approximation for faster and more efficient convolutional neural network computation on embedded devices
by: Kh Shahriya Zaman, et al.
Published: (2022-12-01)

A Scatter-and-Gather Spiking Convolutional Neural Network on a Reconfigurable Neuromorphic Hardware
by: Chenglong Zou, et al.
Published: (2021-11-01)

WRA-MF: A Bit-Level Convolutional-Weight-Decomposition Approach to Improve Parallel Computing Efficiency for Winograd-Based CNN Acceleration
by: Siwei Xiang, et al.
Published: (2023-12-01)

A-DSCNN: Depthwise Separable Convolutional Neural Network Inference Chip Design Using an Approximate Multiplier
by: Jin-Jia Shang, et al.
Published: (2023-07-01)

Design of Power-Efficient Training Accelerator for Convolution Neural Networks
by: JiUn Hong, et al.
Published: (2021-03-01)

Efficient Layer-Wise <i>N</i>:<i>M</i> Sparse CNN Accelerator with Flexible SPEC: Sparse Processing Element Clusters
by: Xiaoru Xie, et al.
Published: (2023-02-01)

All-Analog Silicon Integration of Image Sensor and Neural Computing Engine for Image Classification
by: Benjamin Zambrano, et al.
Published: (2022-01-01)

Parallel accelerator design for convolutional neural networks based on FPGA
by: Wang Ting, et al.
Published: (2021-02-01)

CAxCNN: Towards the Use of Canonic Sign Digit Based Approximation for Hardware-Friendly Convolutional Neural Networks
by: Mohsin Riaz, et al.
Published: (2020-01-01)

Spiking CMOS-NVM mixed-signal neuromorphic ConvNet with circuit- and training-optimized temporal subsampling
by: Anuar Dorzhigulov, et al.
Published: (2023-07-01)

A novel MobileNet with selective depth multiplier to compromise complexity and accuracy
by: Chan Yung Kim, et al.
Published: (2023-08-01)

A comprehensive study on skin cancer detection using artificial neural network (ANN) and convolutional neural network (CNN)
by: Aarushi Shah, et al.
Published: (2023-12-01)

A Cost-Efficient Approximate Dynamic Ranged Multiplication and Approximation-Aware Training on Convolutional Neural Networks
by: Hyunjin Kim, et al.
Published: (2021-01-01)

Adaptive Convolutional Neural Networks for Enhanced Memory Retention and Restoration in Optoelectronic Vision Devices
by: Thiha Aung, et al.
Published: (2023-08-01)

Convolutional Neural Network Based on Crossbar Arrays of (Co-Fe-B)<i><sub>x</sub></i>(LiNbO<sub>3</sub>)<sub>100−<i>x</i></sub> Nanocomposite Memristors
by: Anna N. Matsukatova, et al.
Published: (2022-10-01)

Blurred face recognition using CNN
by: Kabyar, Myet Wun
Published: (2024)

Data-Driven Feature Extraction for Analog Circuit Fault Diagnosis Using 1-D Convolutional Neural Network
by: Huahui Yang, et al.
Published: (2020-01-01)

Convolutional Neural Networks using FPGA-based Pipelining
by: Gheni A. Ali, et al.
Published: (2023-05-01)

Multinomial Convolutions for Joint Modeling of Regulatory Motifs and Sequence Activity Readouts
by: Minjun Park, et al.
Published: (2022-09-01)

Feasibility Analysis and Implementation of Adaptive Dynamic Reconfiguration of CNN Accelerators
by: Ke Han, et al.
Published: (2022-11-01)

An OpenCL-Based FPGA Accelerator for Faster R-CNN
by: Jianjing An, et al.
Published: (2022-09-01)

Novel CNN Accelerator Design With Dual Benes Network Architecture
by: Chun Yan Lo, et al.
Published: (2023-01-01)

Invariance and Same-Equivariance Measures for Convolutional Neural Networks
by: Facundo Quiroga, et al.
Published: (2020-05-01)

A Novel Software-Defined Convolutional Neural Networks Accelerator
by: Yufeng Li, et al.
Published: (2019-01-01)

Optimization design of binary VGG convolutional neural network accelerator
by: Zhang Xuxin, et al.
Published: (2021-02-01)

CF-CNN: Coarse-to-Fine Convolutional Neural Network
by: Jinho Park, et al.
Published: (2021-04-01)

A Low-Power Analog Cell for Implementing Spiking Neural Networks in 65 nm CMOS
by: John S. Venker, et al.
Published: (2023-10-01)

A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks
by: Xianghong Hu, et al.
Published: (2019-01-01)

Research and Implementation of High Computational Power for Training and Inference of Convolutional Neural Networks
by: Tianling Li, et al.
Published: (2023-01-01)