FlexKA: A Flexible Karatsuba Multiplier Hardware Architecture for Variable-Sized Large Integers
The Karatsuba algorithm is an effective way to accelerate large integer multiplications through recursive function calls. However, existing hardware implementations of Karatsuba multipliers are limited to fixed operand sizes. To enable their application in diverse domains, including homomorphic encr...
Main Authors: | Byeongmin Kang, Hyungmin Cho |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10143627/ |
Similar Items
-
Implementation of floating point multiplier in FPGA /
by: 387822 Foo, Loke Yip
Published: (2001) -
FPGA implementation of a booth parallel multiplier /
by: 455750 Choot, Teck Boon
Published: (2001) -
Karatsuba-Ofman Multiplier with Integrated Modular Reduction for GF(2m)
by: CUEVAS-FARFAN, E., et al.
Published: (2013-05-01) -
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01) -
A High-Performance ECC Processor Over Curve448 Based on a Novel Variant of the Karatsuba Formula for Asymmetric Digit Multiplier
by: Asep Muhamad Awaludin, et al.
Published: (2022-01-01)