Creating and balancing the paths of arbiter-based physically unclonable functions on FPGA
Objectives. The problem of constructing a new structure of paths of physically unclonable function of the arbiter type (APUF) on the FPGA is being solved, based on the full use of internal resources of LUT-blocks, which are functionally repeaters. The relevance of the study is associated with the ra...
Main Authors: | A. Yu. Shamyna, A. A. Ivaniuk |
---|---|
Format: | Article |
Language: | Russian |
Published: |
The United Institute of Informatics Problems of the National Academy of Sciences of Belarus
2022-12-01
|
Series: | Informatika |
Subjects: | |
Online Access: | https://inf.grid.by/jour/article/view/1217 |
Similar Items
-
Synthesis of symmetric paths of arbiter physically unclonable function on FPGA
by: A. A. Ivaniuk
Published: (2019-06-01) -
Arbiter Physical Unclonable Functions with Asymmetric Pairs of Paths
by: V. N. Yarmolik, et al.
Published: (2022-06-01) -
Balanced arbiter physical uncloneable functions
by: Vyacheslav N. Yarmolik, et al.
Published: (2023-02-01) -
Physically unclonable functions with controlled propagation delay
by: V. N. Yarmolik, et al.
Published: (2022-03-01) -
Investigation of the parameters of a physically unclonable arbiter-type function based on FPGA
by: Dmitry A. Kozin, et al.
Published: (2023-05-01)