High performance quaternary logic designs using GNFETs
The implementations of quaternary circuit schematics are presented in this paper. The quaternary logic is a better choice over the conventional logics because it offers high operating speed, reduced chip area and reduced on-chip interconnects. A new method is presented to design quaternary schematic...
Main Authors: | Shaik Javid Basha, P. Venkatramana |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2023-09-01
|
Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S277267112300092X |
Similar Items
-
CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01) -
Design of n-Bit Adder without Applying Binary to Quaternary Conversion
by: Walaa Khalaf, et al.
Published: (2019-03-01) -
Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01) -
A Novel Method Design Multiplexer Quaternary with CNTFET
by: S. Rahmati, et al.
Published: (2020-01-01) -
High-speed and power-efficient ternary logic designs using GNR transistors
by: Kuruva Mahesh, et al.
Published: (2024-03-01)