INCREASING COMBINATIONAL CIRCUIT PERFORMANCE VIA PIPELINING
The question of increasing performance of a device with no memory, which develops a sequence of discrete signals, is considered. A problem is set to divide a given multilevel combinational circuit into a given number of cascades with registers providing pipeline-wise development of incoming signals....
Main Authors: | Yu. V. Pottosin, S. N. Kardash |
---|---|
Format: | Article |
Language: | Russian |
Published: |
The United Institute of Informatics Problems of the National Academy of Sciences of Belarus
2016-09-01
|
Series: | Informatika |
Online Access: | https://inf.grid.by/jour/article/view/32 |
Similar Items
-
Synthesis of combinational circuits by means of bi-decomposition of Boolean functions
by: Yu. V. Pottosin
Published: (2022-03-01) -
The validation of high-performance QDI asynchronous pipeline circuit
by: Zha, Hong
Published: (2024) -
Animations for the paper <Pipelined information flow in molecular mechanical circuits leads to increased error and irreversibility>
by: Seet, I
Published: (2023) -
HEURISTIC METHOD FOR LOW POWER RACE-FREE STATE-ASSIGNMENT OF AN ASYNGHRONOUS AUTOMATON
by: Yu. V. Pottosin
Published: (2016-09-01) -
LOW POWER RACE-FREE STATE ASSIGNMENT OF AN ASYNGHRONOUS AUTOMATON
by: Yu. V. Pottosin
Published: (2016-09-01)