Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
Multicore and multithreaded architectures increase the performance of computing systems. The increase in cores and threads, however, raises further issues in the efficiency achieved in terms of speedup and parallelization, particularly for the real-time requirements of Internet of things (IoT)-embed...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2022-05-01
|
| Series: | Computers |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2073-431X/11/5/76 |
| _version_ | 1797500605202169856 |
|---|---|
| author | George K. Adam |
| author_facet | George K. Adam |
| author_sort | George K. Adam |
| collection | DOAJ |
| description | Multicore and multithreaded architectures increase the performance of computing systems. The increase in cores and threads, however, raises further issues in the efficiency achieved in terms of speedup and parallelization, particularly for the real-time requirements of Internet of things (IoT)-embedded applications. This research investigates the efficiency of a 32-core field-programmable gate array (FPGA) architecture, with memory management unit (MMU) and real-time operating system (OS) support, to exploit the thread level parallelism (TLP) of tasks running in parallel as threads on multiple cores. The research outcomes confirm the feasibility of the proposed approach in the efficient execution of recursive sorting algorithms, as well as their evaluation in terms of speedup and parallelization. The results reveal that parallel implementation of the prevalent merge sort and quicksort algorithms on this platform is more efficient. The increase in the speedup is proportional to the core scaling, reaching a maximum of 53% for the configuration with the highest number of cores and threads. However, the maximum magnitude of the parallelization (66%) was found to be bounded to a low number of two cores and four threads. A further increase in the number of cores and threads did not add to the improvement of the parallelism. |
| first_indexed | 2024-03-10T03:06:13Z |
| format | Article |
| id | doaj.art-e3af411ec64b4d6aa0ce257165341ab7 |
| institution | Directory Open Access Journal |
| issn | 2073-431X |
| language | English |
| last_indexed | 2024-03-10T03:06:13Z |
| publishDate | 2022-05-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Computers |
| spelling | doaj.art-e3af411ec64b4d6aa0ce257165341ab72023-11-23T10:33:40ZengMDPI AGComputers2073-431X2022-05-011157610.3390/computers11050076Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGAGeorge K. Adam0CSLab Computer Systems Laboratory, Department of Digital Systems, University of Thessaly, 41500 Larisa, GreeceMulticore and multithreaded architectures increase the performance of computing systems. The increase in cores and threads, however, raises further issues in the efficiency achieved in terms of speedup and parallelization, particularly for the real-time requirements of Internet of things (IoT)-embedded applications. This research investigates the efficiency of a 32-core field-programmable gate array (FPGA) architecture, with memory management unit (MMU) and real-time operating system (OS) support, to exploit the thread level parallelism (TLP) of tasks running in parallel as threads on multiple cores. The research outcomes confirm the feasibility of the proposed approach in the efficient execution of recursive sorting algorithms, as well as their evaluation in terms of speedup and parallelization. The results reveal that parallel implementation of the prevalent merge sort and quicksort algorithms on this platform is more efficient. The increase in the speedup is proportional to the core scaling, reaching a maximum of 53% for the configuration with the highest number of cores and threads. However, the maximum magnitude of the parallelization (66%) was found to be bounded to a low number of two cores and four threads. A further increase in the number of cores and threads did not add to the improvement of the parallelism.https://www.mdpi.com/2073-431X/11/5/76multicoremultithreadingperformance evaluationreal-time systems |
| spellingShingle | George K. Adam Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA Computers multicore multithreading performance evaluation real-time systems |
| title | Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA |
| title_full | Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA |
| title_fullStr | Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA |
| title_full_unstemmed | Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA |
| title_short | Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA |
| title_sort | co design of multicore hardware and multithreaded software for thread performance assessment on an fpga |
| topic | multicore multithreading performance evaluation real-time systems |
| url | https://www.mdpi.com/2073-431X/11/5/76 |
| work_keys_str_mv | AT georgekadam codesignofmulticorehardwareandmultithreadedsoftwareforthreadperformanceassessmentonanfpga |