A CNN Computing Algorithm for Image Correlation

A CNN Computing Algorithm for Image Correlation

Show other versions (1)

To computing the correlationcoefficients between two images, this paper proposesan algorithm based on the use of cellular neuralnetworks (CNNs), in which most operations(calculations) are achieved by parallel processing.Thus, on the one hand, we can reduce computing time;on the other hand, the compu...

Full description

Bibliographic Details
Main Authors:	ŢEPELEA Laviniu, REIZ Romulus, GAVRILUŢ Ioan, GACSÁDI Alexandru, TIPONUŢ Virgil
Format:	Article
Language:	English
Published:	Editura Universităţii din Oradea 2010-10-01
Series:	Journal of Electrical and Electronics Engineering
Subjects:	cellular neural networks (cnn) image correlation emulated digital cnn-universal machine field programmable gate array (fpga)
Online Access:	http://electroinf.uoradea.ro/reviste%20CSCS/documente/JEEE_2010/JEEE_2010_46_Tepelea.pdf

Similar Items

A CNN Computing Algorithm for Image Correlation
by: ŢEPELEA Laviniu, et al.
Published: (2010-10-01)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

FPGA Implementation of Image Registration Using Accelerated CNN
by: Seda Guzel Aydin, et al.
Published: (2023-07-01)

FPGA Implementation of a Convolutional Neural Network and Its Application for Pollen Detection upon Entrance to the Beehive
by: Tomyslav Sledevič, et al.
Published: (2022-11-01)

Interference Signal Identification of Sensor Array Based on Convolutional Neural Network and FPGA Implementation
by: Lin Huang, et al.
Published: (2021-11-01)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)

Configurable 2D–3D CNNs Accelerator for FPGA-Based Hyperspectral Imagery Classification
by: Wenjing He, et al.
Published: (2023-01-01)

Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
by: Moisés Arredondo-Velázquez, et al.
Published: (2022-12-01)

PAU/RAD: Design and Preliminary Calibration Results of a New L-Band Pseudo-Correlation Radiometer Concept
by: Enric Valencia, et al.
Published: (2008-07-01)

Implementation of a DPU-Based Intelligent Thermal Imaging Hardware Accelerator on FPGA
by: Abdelrahman S. Hussein, et al.
Published: (2021-12-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

DESARROLLO DE UN SISTEMA PARA EL CONTEO DE MÚLTIPLES SEÑALES ENCOINCIDENCIA BASADO EN TECNOLOGÍA FPGA
by: M. Bolaños, et al.
Published: (2023-03-01)

Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique
by: Jia Hou, et al.
Published: (2024-01-01)

Low-Power FPGA Implementation of Convolution Neural Network Accelerator for Pulse Waveform Classification
by: Chuanglu Chen, et al.
Published: (2020-08-01)

A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG
by: Wenhan Liu, et al.
Published: (2023-02-01)

A Flexible FPGA-Based Channel Emulator for Non-Stationary MIMO Fading Channels
by: Qiuming Zhu, et al.
Published: (2020-06-01)

EFIC-ME: A Fast Emulation Based Fault Injection Control and Monitoring Enhancement
by: Zain Ul Abideen, et al.
Published: (2020-01-01)

Hybrid CNN-SVM Inference Accelerator on FPGA Using HLS
by: Bing Liu, et al.
Published: (2022-07-01)

Edge Real-Time Object Detection and DPU-Based Hardware Implementation for Optical Remote Sensing Images
by: Chao Li, et al.
Published: (2023-08-01)

An Efficient Task Assignment Framework to Accelerate DPU-Based Convolutional Neural Network Inference on FPGAs
by: Jiang Zhu, et al.
Published: (2020-01-01)

A Lightweight Detection Method for Remote Sensing Images and Its Energy-Efficient Accelerator on Edge Devices
by: Ruiheng Yang, et al.
Published: (2023-07-01)

Design of Portable Quadrupole Mass Spectrometry Control System Based on FPGA
by: GE Wei-min, et al.
Published: (2023-01-01)

Customizable FPGA-Based Hardware Accelerator for Standard Convolution Processes Empowered with Quantization Applied to LiDAR Data
by: João Silva, et al.
Published: (2022-03-01)

Multi-directional matrix converter for low power application using field-programmable gate array
by: Toosi, Saman
Published: (2015)

FPGA-Based Degradation and Reliability Monitor for Underground Cables
by: Unai Garro, et al.
Published: (2019-04-01)

Architecture Design of 2-D Discrete Wavelet Transformation Algorithm using Field Programmable Gate Array (FPGA)
by: Maha Hasso, et al.
Published: (2014-07-01)

A Linked List-Based Algorithm for Blob Detection on Embedded Vision-Based Sensors
by: Ricardo Acevedo-Avila, et al.
Published: (2016-05-01)

A Digital Realization of Neuroglial Interaction Model and Its Network Structure
by: Mahsasadat Seyedbarhagh, et al.
Published: (2022-01-01)

Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing
by: Paulo Garcia, et al.
Published: (2019-01-01)

RPC-Based Orthorectification for Satellite Images Using FPGA
by: Rongting Zhang, et al.
Published: (2018-08-01)

An Overlay Accelerator of DeepLab CNN for Spacecraft Image Segmentation on FPGA
by: Zibo Guo, et al.
Published: (2024-03-01)

Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition
by: Bin Wu, et al.
Published: (2024-01-01)

Designing with FPGAs and CPLDs /
by: 240588 Zeidman, Bob
Published: (2002)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

Development of software interface for shortest path processor [microfilm] /
by: Alagendra Prakash Jayaraman
Published: (2001)

Designing with FPGAs and CPLDs /
by: 378537 Jenkins, Jesse H.
Published: (1994)

Development of software interface for shortest path processor /
by: 238780 Alagendra Prakash Jayaraman
Published: (2001)

Implementation of ether interface for nios processor /
by: 372855 Edwin Edward
Published: (2006)

Dual-sampling sigma-delta analog-to-digital converter implementation in field-programmable gate array
by: Noor Shah, Mohd Syahril
Published: (2013)

FPGA implementation of hepwn for cascaded multilevel inverter /
by: Ahmed Majed ahmed Saif, 1990-, author, et al.
Published: (2014)