Si-ring quantum-well GAA nanowire FET for 5 nm node CMOS integration
A novel structure for gate all-around (GAA) NW FET in the 5 nm scale has been proposed in this paper. This device consists of a germanium nanowire structure, the channel of which is surrounded by a ring-shaped silicon layer. In addition, a high-K dielectric has been used as the gate insulator. The p...
Main Authors: | Payman Bahrami, Mohammad Reza Shayesteh, Majid Pourahmadi, Hadi Safdarkhani |
---|---|
Format: | Article |
Language: | English |
Published: |
AIP Publishing LLC
2020-08-01
|
Series: | AIP Advances |
Online Access: | http://dx.doi.org/10.1063/5.0013544 |
Similar Items
-
Improvement of the Drive Current in 5nm Bulk-FinFET Using Process and Device Simulations
by: Payman Bahrami, et al.
Published: (2020-02-01) -
Investigation of Source/Drain Recess Engineering and Its Impacts on FinFET and GAA Nanosheet FET at 5 nm Node
by: Dawei Wang, et al.
Published: (2023-02-01) -
Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes
by: Daniel Nagy, et al.
Published: (2020-01-01) -
Si‐core/SiGe‐shell channel nanowire FET for sub‐10‐nm logic technology in the THz regime
by: Eunseon Yu, et al.
Published: (2019-10-01) -
Design of synchronous frequency dividers in 5‐nm FinFET CMOS technology
by: Marcel Kossel, et al.
Published: (2023-12-01)