Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier

Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier

With the rapid development of information technology, the demand for high-speed and low-power technology for digital signal processing is increasing. Full adders and multipliers are the basic components of signal processing technology. Pass-transistor logic is a promising method for implementing ful...

Full description

Bibliographic Details
Main Authors:	Ningyuan Yin, Wanyuan Pan, Yihe Yu, Chengcheng Tang, Zhiyi Yu
Format:	Article
Language:	English
Published:	MDPI AG 2023-07-01
Series:	Electronics
Subjects:	8-bit signed multiplier full adder low-power design pass-transistor logic
Online Access:	https://www.mdpi.com/2079-9292/12/15/3209

Similar Items

An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01)

Design of a High-Speed, Low-Power PTL-CMOS Hybrid Multiplier Using Critical-Path Evaluation Model
by: Yihe Yu, et al.
Published: (2024-03-01)

Design, implementation and performance comparison of multiplier topologies in power-delay space
by: Mansi Jhamb, et al.
Published: (2016-03-01)

Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)

Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit
by: Amal Hasan, et al.
Published: (2021-05-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

Designs of Array Multipliers with an Optimized Delay in Quantum-Dot Cellular Automata
by: Aibin Yan, et al.
Published: (2023-07-01)

Analysis of Logic-in-Memory Full Adder Circuit With Floating Gate Field Effect Transistor (FGFET)
by: Sueyeon Kim, et al.
Published: (2023-01-01)

CNTFET-Based Ternary Multiply-and-Accumulate Unit
by: Amr Mohammaden, et al.
Published: (2022-04-01)

Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology
by: Lee Chen Fei, et al.
Published: (2023-02-01)

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
by: Fasih Ud Din Farrukh, et al.
Published: (2020-01-01)

8-Bit Adder and Subtractor with Domain Label Based on DNA Strand Displacement
by: Weixuan Han, et al.
Published: (2018-11-01)

Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
by: Eshghi Mohammad, et al.
Published: (2011-01-01)

Layout parameter analysis in Shannon expansion theorem based on 32 bit adder circuit
by: C. Senthilpari, et al.
Published: (2017-02-01)

Design of n-Bit Adder without Applying Binary to Quaternary Conversion
by: Walaa Khalaf, et al.
Published: (2019-03-01)

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
by: R. Pinto
Published: (2020-12-01)

Asynchronous carry select adders
by: P. Balasubramanian
Published: (2017-06-01)

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder
by: Rashtian M, et al.
Published: (2010-01-01)

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)

GDI based full adders for energy efficient arithmetic applications
by: Mohan Shoba, et al.
Published: (2016-03-01)

ParAlleL: A Novel Population-Based Approach to Biological Logic Gates
by: Felipe A. Millacura, et al.
Published: (2019-03-01)

DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER
by: Rambabu Nusullapalli, et al.
Published: (2018-12-01)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
by: Balasubramanian, Parvathavarthini, et al.
Published: (2018)

Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies
by: Xiaoshu Cheng, et al.
Published: (2023-05-01)

Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)

Feasibility of Cascadable Plasmonic Full Adder
by: Mitsuo Fukuda, et al.
Published: (2019-01-01)

Improved Floating Point Multiplier Design based on Canonical Sign Digit
by: P. Saha, et al.
Published: (2014-01-01)

High-performance full adder architecture in quantum-dot cellular automata
by: Hamid Rashidi, et al.
Published: (2017-06-01)

Propose, Analysis and Simulation of an All Optical Full Adder Based on Plasmonic Waves using Metal-Insulator-Metal Waveguide Structure
by: Mohsen Olyaee, et al.
Published: (2019-08-01)

New low power adders in Self Resetting Logic with Gate Diffusion Input Technique
by: R. Uma, et al.
Published: (2017-04-01)

Analysis and Comparison in the Energy-Delay Space of Nanometer CMOS One-Bit Full-Adders
by: Gianluca Giustolisi, et al.
Published: (2022-01-01)

A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)

Ultra-Low-Cost Design of Ripple Carry Adder to Design Nanoelectronics in QCA Nanotechnology
by: Mohsen Vahabi, et al.
Published: (2022-07-01)

A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)

A Novel High-Speed and Low-PDP Approximate Full Adder Cell for Image Blending
by: Seyed Hossein Shahrokhi, et al.
Published: (2023-06-01)

Design and Analysis of Hybrid Tree Multipliers for Reduction of Partial Products
by: Safia Bibi, et al.
Published: (2018-07-01)

Optimized design and performance analysis of novel comparator and full adder in nanoscale
by: Md. Abdullah-Al-Shafi, et al.
Published: (2016-12-01)

Molecular Full Adder Based on DNA Strand Displacement
by: Wei Xiao, et al.
Published: (2020-01-01)

CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01)

Hybrid Full Adders: Optimized Design, Critical Review and Comparison in the Energy-Delay Space
by: Gianluca Giustolisi, et al.
Published: (2022-10-01)