Patterned Cipher Block for Low-Latency Secure Communication

Despite the increasing importance of network security, increasing Internet of Things (IoT) uptake and traffic tends to apply tighter resource constraints for cryptography. To cope with the constraints, security systems must choose between time cost and security. Cyber-attack model evolution and quan...

Full description

Bibliographic Details
Main Authors: Seounghwan Oh, Seongjoon Park, Hwangnam Kim
Format: Article
Language:English
Published: IEEE 2020-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/9023479/
_version_ 1818853261825802240
author Seounghwan Oh
Seongjoon Park
Hwangnam Kim
author_facet Seounghwan Oh
Seongjoon Park
Hwangnam Kim
author_sort Seounghwan Oh
collection DOAJ
description Despite the increasing importance of network security, increasing Internet of Things (IoT) uptake and traffic tends to apply tighter resource constraints for cryptography. To cope with the constraints, security systems must choose between time cost and security. Cyber-attack model evolution and quantum computing technologies have severely limited current cryptography uptake and imposed too much overhead to operate effectively on lightweight communication environments. Therefore, we propose a new operation mode using multiple symmetric key ciphers alternately in a regularized order. The proposed design exploits lightweight cryptography methods, reducing encryption/decryption overhead compared to a single heavy cryptography approach, as well as avoiding exhaustive key extraction attack. Since sequences can change both time cost and security performance widely, the design can be applied to various situations, from the delay-constrained communications to highly secure networks. Our cryptography design incorporates patterned cipher block (PCB) operation, an integrity verification technique to identify if a ciphertext has been forged, handshaking protocol exchanging pattern information and a key using two-round communication, and pattern optimization to maximize the cryptographic performance. We confirmed the proposed operation mode numerically, and verified the outcomes experimentally, confirming that the proposed scheme outperformed current best practice cryptography.
first_indexed 2024-12-19T07:34:01Z
format Article
id doaj.art-ead43046854e4c059b3bcc05bf164f2b
institution Directory Open Access Journal
issn 2169-3536
language English
last_indexed 2024-12-19T07:34:01Z
publishDate 2020-01-01
publisher IEEE
record_format Article
series IEEE Access
spelling doaj.art-ead43046854e4c059b3bcc05bf164f2b2022-12-21T20:30:37ZengIEEEIEEE Access2169-35362020-01-018446324464210.1109/ACCESS.2020.29779539023479Patterned Cipher Block for Low-Latency Secure CommunicationSeounghwan Oh0Seongjoon Park1Hwangnam Kim2https://orcid.org/0000-0003-4322-8518Electrical Engineering Department, Korea University, Seoul, South KoreaElectrical Engineering Department, Korea University, Seoul, South KoreaElectrical Engineering Department, Korea University, Seoul, South KoreaDespite the increasing importance of network security, increasing Internet of Things (IoT) uptake and traffic tends to apply tighter resource constraints for cryptography. To cope with the constraints, security systems must choose between time cost and security. Cyber-attack model evolution and quantum computing technologies have severely limited current cryptography uptake and imposed too much overhead to operate effectively on lightweight communication environments. Therefore, we propose a new operation mode using multiple symmetric key ciphers alternately in a regularized order. The proposed design exploits lightweight cryptography methods, reducing encryption/decryption overhead compared to a single heavy cryptography approach, as well as avoiding exhaustive key extraction attack. Since sequences can change both time cost and security performance widely, the design can be applied to various situations, from the delay-constrained communications to highly secure networks. Our cryptography design incorporates patterned cipher block (PCB) operation, an integrity verification technique to identify if a ciphertext has been forged, handshaking protocol exchanging pattern information and a key using two-round communication, and pattern optimization to maximize the cryptographic performance. We confirmed the proposed operation mode numerically, and verified the outcomes experimentally, confirming that the proposed scheme outperformed current best practice cryptography.https://ieeexplore.ieee.org/document/9023479/Cryptographysymmetric key cipheroperation modeconfidentialityintegrityauthentication
spellingShingle Seounghwan Oh
Seongjoon Park
Hwangnam Kim
Patterned Cipher Block for Low-Latency Secure Communication
IEEE Access
Cryptography
symmetric key cipher
operation mode
confidentiality
integrity
authentication
title Patterned Cipher Block for Low-Latency Secure Communication
title_full Patterned Cipher Block for Low-Latency Secure Communication
title_fullStr Patterned Cipher Block for Low-Latency Secure Communication
title_full_unstemmed Patterned Cipher Block for Low-Latency Secure Communication
title_short Patterned Cipher Block for Low-Latency Secure Communication
title_sort patterned cipher block for low latency secure communication
topic Cryptography
symmetric key cipher
operation mode
confidentiality
integrity
authentication
url https://ieeexplore.ieee.org/document/9023479/
work_keys_str_mv AT seounghwanoh patternedcipherblockforlowlatencysecurecommunication
AT seongjoonpark patternedcipherblockforlowlatencysecurecommunication
AT hwangnamkim patternedcipherblockforlowlatencysecurecommunication