Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design

Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design

Owing to their high accuracy, deep convolutional neural networks (CNNs) are extensively used. However, they are characterized by high complexity. Real-time performance and acceleration are required in current CNN systems. A graphics processing unit (GPU) is one possible solution to improve real-time...

Full description

Bibliographic Details
Main Authors:	Seojin Jang, Wei Liu, Yongbeom Cho
Format:	Article
Language:	English
Published:	MDPI AG 2022-09-01
Series:	Information
Subjects:	convolutional neural network field-programmable gate array hardware–software co-design
Online Access:	https://www.mdpi.com/2078-2489/13/10/451

Similar Items

Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
by: Moisés Arredondo-Velázquez, et al.
Published: (2022-12-01)

Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions
by: Cristian Sestito, et al.
Published: (2021-10-01)

An efficient loop tiling framework for convolutional neural network inference accelerators
by: Hongmin Huang, et al.
Published: (2022-01-01)

Reinforcement Learning-Driven Bit-Width Optimization for the High-Level Synthesis of Transformer Designs on Field-Programmable Gate Arrays
by: Seojin Jang, et al.
Published: (2024-01-01)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
by: Jeevan Sirkunan, 1989- author, et al.
Published: (2015)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
by: Jeevan Sirkunan, 1989- author
Published: (2016)

Novel CNN Accelerator Design With Dual Benes Network Architecture
by: Chun Yan Lo, et al.
Published: (2023-01-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Modeling of image processing algorithms for hardware-software co-simulation /
by: Ibrahim Isa, 1991-, author, et al.
Published: (2015)

Sparse convolutional neural network acceleration with lossless input feature map compression for resource‐constrained systems
by: Jisu Kwon, et al.
Published: (2022-01-01)

Modeling of image processing algorithms for hardware-software co-simulation [electronic resource] /
by: Ibrahim Isa, 1991-, author, et al.
Published: (2015)

Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique
by: Jia Hou, et al.
Published: (2024-01-01)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
by: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533, et al.
Published: (2020)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
by: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533
Published: (2020)

Sparse-YOLO: Hardware/Software Co-Design of an FPGA Accelerator for YOLOv2
by: Zixiao Wang, et al.
Published: (2020-01-01)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)

Automatic RTL Generation Tool of FPGAs for DNNs
by: Seojin Jang, et al.
Published: (2022-01-01)

FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009)

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign
by: J. Kubak, et al.
Published: (2021-06-01)

Implementation of Highly Reliable Convolutional Neural Network with Low Overhead on Field-Programmable Gate Array
by: Xin Chen, et al.
Published: (2024-02-01)

Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
by: Hai Wang, et al.
Published: (2017-01-01)

Fuzzy current analysis-based fault diagnostic of induction motor using hardware co-simulation with field programmable gate array
by: A. Aib, et al.
Published: (2023-10-01)

Hardware implementation of cordic algorithm in VHDL /
by: 381484 Lim, Chee Leong
Published: (2002)

Design and implementation of FGPA-based floating point math hardware module /
by: Chen, Kean Tack, 1989- , author, et al.
Published: (2013)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Published: (2012)

A High-Performance FPGA-Based Depthwise Separable Convolution Accelerator
by: Jiye Huang, et al.
Published: (2023-03-01)

Design and implementation of FGPA-based floating point math hardware module [electronic resource] /
by: Chen, Kean Tack, 1989- , author
Published: (2013)

RF Drone Detection System Based on a Distributed Sensor Grid With Remote Hardware-Accelerated Signal Processing
by: Przemyslaw Flak, et al.
Published: (2023-01-01)

Convolution and max pooling layer accelerator for convolutional neural network /
by: Goh, Jinn Chyn, 1993-, author 629465, et al.
Published: (2020)

Convolution and max pooling layer accelerator for convolutional neural network /
by: Goh, Jinn Chyn, 1993-, author 629465
Published: (2020)

Interference Signal Identification of Sensor Array Based on Convolutional Neural Network and FPGA Implementation
by: Lin Huang, et al.
Published: (2021-11-01)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Published: (2012)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
by: Zeyu Li, et al.
Published: (2022-06-01)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware /
by: Koh, Chee Yan, 1982-, et al.
Published: (2012)

FPGA Implementation of a Convolutional Neural Network and Its Application for Pollen Detection upon Entrance to the Beehive
by: Tomyslav Sledevič, et al.
Published: (2022-11-01)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware [electronic resource] /
by: Koh, Chee Yan, 1982-
Published: (2012)

Customizable FPGA-Based Hardware Accelerator for Standard Convolution Processes Empowered with Quantization Applied to LiDAR Data
by: João Silva, et al.
Published: (2022-03-01)

Efficient Hardware-in-the-Loop Models Using Automatic Code Generation with MATLAB/Simulink
by: Roberto Saralegui, et al.
Published: (2023-06-01)

A Study on the Design Procedure of Re-Configurable Convolutional Neural Network Engine for FPGA-Based Applications
by: Pervesh Kumar, et al.
Published: (2022-11-01)

CNN Acceleration With Hardware-Efficient Dataflow for Super-Resolution
by: Sumin Lee, et al.
Published: (2020-01-01)