Different retiming transformation technique to design optimized low power VLSI architecture
A different method for designing low power retime architecture is presented in this paper. The modified retiming transformation techniques approach to reduce the dynamic power consumption of the digital circuit, without compromising the output results. In this paper, retiming transformation is exten...
Main Authors: | Jalaja S, Vijaya Prakash A M |
---|---|
Format: | Article |
Language: | English |
Published: |
AIMS Press
2018-11-01
|
Series: | AIMS Electronics and Electrical Engineering |
Subjects: | |
Online Access: | http://www.aimspress.com/article/10.3934/ElectrEng.2018.4.117/fulltext.html |
Similar Items
-
A Low-Latency, Low-Jitter Retimer Circuit for PCIe 6.0
by: Qing Liu, et al.
Published: (2023-07-01) -
Fusion of powerful features of Harris Hawks with Cuckoo Search algorithm for engineering applications
by: Mandeep Kaur, et al.
Published: (2023-12-01) -
Optical Amplifiers for Access and Passive Optical Networks: A Tutorial
by: Tomas Horvath, et al.
Published: (2020-08-01) -
LUT Based Generalized Parallel Counters for State-of-art FPGAs
by: Burhan Khurshid
Published: (2017-06-01) -
Evaluation of traffic management strategies for special events using probe data
by: Claude Villiers, et al.
Published: (2019-09-01)