Constrained Optimization of FPGA Design for Spaceborne InSAR Processing
With the development of spaceborne processing technologies, the demand for on-board processing has risen sharply. Against this background, spaceborne Interferometric Synthetic Aperture Radar (InSAR) processing has become an important research area. In many cases, high processing capacity is required...
Main Authors: | Jiahao Li, Ming Xu, Yizhuang Xie, He Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-09-01
|
Series: | Remote Sensing |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-4292/14/19/4713 |
Similar Items
-
An FPGA-Based Four-Channel 128k-Point FFT Processor Suitable for Spaceborne SAR
by: Yongrui Li, et al.
Published: (2021-03-01) -
A Three-Dimensional Block Adjustment Method for Spaceborne InSAR Based on the Range-Doppler-Phase Model
by: Rui Wang, et al.
Published: (2023-02-01) -
A Novel DEM Block Adjustment Method for Spaceborne InSAR Using Constraint Slices
by: Rui Wang, et al.
Published: (2022-04-01) -
Advancements in Spaceborne Synthetic Aperture Radar Imaging with System-on-Chip Architecture and System Fault-Tolerant Technology
by: Yu Xie, et al.
Published: (2023-09-01) -
Spaceborne Multifrequency PolInSAR-Based Inversion Modelling for Forest Height Retrieval
by: Shashi Kumar, et al.
Published: (2020-12-01)