Delta-Sigma Modulator with Relaxed Feedback Timing for High Speed Applications
In this paper, a ΔΣ analog-to-digital converter (ADC) was designed and measured for broadband and high-resolution applications by applying the simple circuit technique to alleviate the feedback timing of input feed-forward architecture. With the proposed technique, a low-speed comp...
Main Authors: | Youngho Jung, Jooyoung Jeon |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/8/10/1138 |
Similar Items
-
A Low-Noise and Monolithic Array Tactile Sensor Based on Incremental Delta-Sigma Analog-to-Digital Converters
by: Linqing Huang, et al.
Published: (2022-04-01) -
A Compact MEMS Microphone Digital Readout System Using LDO and PPA-Less VCO-Based Delta-Sigma Modulation Technique
by: Fanyang Li, et al.
Published: (2023-12-01) -
A ΔΣ Modulator Automated Synthesis Tool for Wireless Standards
by: Houda Daoud, et al.
Published: (2018-01-01) -
10MHz 1st order pattern noise free continuous time sigma delta modulator
by: Zhang, Wenhan
Published: (2024) -
A Low-Power Opamp-Less Second-Order Delta-Sigma Modulator for Bioelectrical Signals in 0.18 µm CMOS
by: Fernando Cardes, et al.
Published: (2021-09-01)