Text this: Field Programmable Gate Array (FPGA) Implementation of a Multi-Symbol Detection Algorithm with Reduced Matching Branches and Multiplexed Finite Impulse Response (FIR) Filters