An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs

Model-based test generation is widely spread in functional verification of hardware designs. The extended finite state machine (EFSM) is known to be a powerful formalism for modelling digital hardware. As opposed to conventional finite state machines, EFSM models separate datapath and control, which...

Full description

Bibliographic Details
Main Authors: I. . Melnichenko, A. . Kamkin, S. . Smolov
Format: Article
Language:English
Published: Ivannikov Institute for System Programming of the Russian Academy of Sciences 2018-10-01
Series:Труды Института системного программирования РАН
Subjects:
Online Access:https://ispranproceedings.elpub.ru/jour/article/view/644
_version_ 1811278272207519744
author I. . Melnichenko
A. . Kamkin
S. . Smolov
author_facet I. . Melnichenko
A. . Kamkin
S. . Smolov
author_sort I. . Melnichenko
collection DOAJ
description Model-based test generation is widely spread in functional verification of hardware designs. The extended finite state machine (EFSM) is known to be a powerful formalism for modelling digital hardware. As opposed to conventional finite state machines, EFSM models separate datapath and control, which makes it possible to represent systems in a more compact way and, in a sense, reduces the risk of state explosion during verification. In this paper, a new EFSM-based test generation approach is proposed and compared with the existing solutions. It combines random walk on a state graph and directed search of feasible paths. The first phase allows covering “easy-to-fire” transitions. The second one is aimed at “hard-to-fire” cases; the algorithm tries to build a path that enables a given transition; it is carried out by analyzing control and data dependencies and applying symbolic execution techniques. Experiments show that the suggested approach provides better transition coverage with shorter test sequences comparing to the known methods and achieves a high level of code coverage.
first_indexed 2024-04-13T00:31:45Z
format Article
id doaj.art-f458ed7a4f804d708ac53b93c9240478
institution Directory Open Access Journal
issn 2079-8156
2220-6426
language English
last_indexed 2024-04-13T00:31:45Z
publishDate 2018-10-01
publisher Ivannikov Institute for System Programming of the Russian Academy of Sciences
record_format Article
series Труды Института системного программирования РАН
spelling doaj.art-f458ed7a4f804d708ac53b93c92404782022-12-22T03:10:27ZengIvannikov Institute for System Programming of the Russian Academy of SciencesТруды Института системного программирования РАН2079-81562220-64262018-10-0127316118210.15514/ISPRAS-2015-27(3)-12644An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware DesignsI. . Melnichenko0A. . Kamkin1S. . Smolov2ОАО «Институт электронных управляющих машин им. И.С. Брука»ИСП РАНИСП РАНModel-based test generation is widely spread in functional verification of hardware designs. The extended finite state machine (EFSM) is known to be a powerful formalism for modelling digital hardware. As opposed to conventional finite state machines, EFSM models separate datapath and control, which makes it possible to represent systems in a more compact way and, in a sense, reduces the risk of state explosion during verification. In this paper, a new EFSM-based test generation approach is proposed and compared with the existing solutions. It combines random walk on a state graph and directed search of feasible paths. The first phase allows covering “easy-to-fire” transitions. The second one is aimed at “hard-to-fire” cases; the algorithm tries to build a path that enables a given transition; it is carried out by analyzing control and data dependencies and applying symbolic execution techniques. Experiments show that the suggested approach provides better transition coverage with shorter test sequences comparing to the known methods and achieves a high level of code coverage.https://ispranproceedings.elpub.ru/jour/article/view/644проектирование аппаратурыязык описания аппаратурыимитационная верификациягенерация тестовмоделированиерасширенный конечный автоматобход графаслучайный обходпоиск с возвратамисимволическое исполнениеразрешение ограничений
spellingShingle I. . Melnichenko
A. . Kamkin
S. . Smolov
An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
Труды Института системного программирования РАН
проектирование аппаратуры
язык описания аппаратуры
имитационная верификация
генерация тестов
моделирование
расширенный конечный автомат
обход графа
случайный обход
поиск с возвратами
символическое исполнение
разрешение ограничений
title An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
title_full An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
title_fullStr An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
title_full_unstemmed An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
title_short An Extended Finite State Machine-Based Approach to Code Coverage-Directed Test Generation for Hardware Designs
title_sort extended finite state machine based approach to code coverage directed test generation for hardware designs
topic проектирование аппаратуры
язык описания аппаратуры
имитационная верификация
генерация тестов
моделирование
расширенный конечный автомат
обход графа
случайный обход
поиск с возвратами
символическое исполнение
разрешение ограничений
url https://ispranproceedings.elpub.ru/jour/article/view/644
work_keys_str_mv AT imelnichenko anextendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns
AT akamkin anextendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns
AT ssmolov anextendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns
AT imelnichenko extendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns
AT akamkin extendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns
AT ssmolov extendedfinitestatemachinebasedapproachtocodecoveragedirectedtestgenerationforhardwaredesigns