Large Field-Size Throughput/Area Accelerator for Elliptic-Curve Point Multiplication on FPGA

Large Field-Size Throughput/Area Accelerator for Elliptic-Curve Point Multiplication on FPGA

This article presents a throughput/area accelerator for elliptic-curve point multiplication over <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><mrow><mi>G</mi><mi>F</mi><mo>(</...

Full description

Bibliographic Details
Main Authors:	Ahmed Alhomoud, Sajjad Shaukat Jamal, Saleh M. Altowaijri, Mohamed Ayari, Adel R. Alharbi, Amer Aljaedi
Format:	Article
Language:	English
Published:	MDPI AG 2023-01-01
Series:	Applied Sciences
Subjects:	throughput/area hardware accelerator elliptic-curve point multiplication FPGA
Online Access:	https://www.mdpi.com/2076-3417/13/2/869

Similar Items

An Optimized Flexible Accelerator for Elliptic Curve Point Multiplication over NIST Binary Fields
by: Amer Aljaedi, et al.
Published: (2023-09-01)

Elliptic-Curve Crypto Processor for RFID Applications
by: Muhammad Rashid, et al.
Published: (2021-07-01)

DCryp-Unit: Crypto Hardware Accelerator Unit Design for Elliptic Curve Point Multiplication
by: Adel R. Alharbi, et al.
Published: (2024-01-01)

A Novel Low-Area Point Multiplication Architecture for Elliptic-Curve Cryptography
by: Muhammad Rashid, et al.
Published: (2021-11-01)

Large Field-Size Elliptic Curve Processor for Area-Constrained Applications
by: Muhammad Rashid, et al.
Published: (2023-01-01)

Throughput/Area-Efficient Accelerator of Elliptic Curve Point Multiplication over <i>GF</i>(2<sup>233</sup>) on FPGA
by: Muhammad Rashid, et al.
Published: (2023-08-01)

Acceleration of LSTM With Structured Pruning Method on FPGA
by: Shaorun Wang, et al.
Published: (2019-01-01)

Throughput/Area Optimized Architecture for Elliptic-Curve Diffie-Hellman Protocol
by: Muhammad Rashid, et al.
Published: (2022-04-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

Area-Efficient Realization of Binary Elliptic Curve Point Multiplication Processor for Cryptographic Applications
by: Amer Aljaedi, et al.
Published: (2023-06-01)

A Real-Time Naive Bayes Classifier Accelerator on FPGA
by: Zhen Xue, et al.
Published: (2020-01-01)

AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC
by: Xiaoying Huang, et al.
Published: (2021-08-01)

Efficient Hardware Implementation of Elliptic-Curve Diffie–Hellman Ephemeral on Curve25519
by: Hung Nguyen, et al.
Published: (2023-10-01)

Integrating FPGA Acceleration in the DNAssim Framework for Faster DNA-Based Data Storage Simulations
by: Alessia Marelli, et al.
Published: (2023-06-01)

FPGA Acceleration of 3D FDTD for Multi- Antennas Microwave Imaging Using HLS
by: Mohammad Amir Mansoori, et al.
Published: (2021-01-01)

Realtime Malicious Traffic Detection Targeted for TCP Out-of-Order Packets Based on FPGA
by: Zhenguo Hu, et al.
Published: (2023-01-01)

EC-Crypto: Highly Efficient Area-Delay Optimized Elliptic Curve Cryptography Processor
by: Khalid Javeed, et al.
Published: (2023-01-01)

Efficient Dynamic Reconfigurable CNN Accelerator for Edge Intelligence Computing on FPGA
by: Kaisheng Shi, et al.
Published: (2023-03-01)

Lifting Based Object Detection Networks of Remote Sensing Imagery for FPGA Accelerator
by: Yujin Zheng, et al.
Published: (2020-01-01)

Design and implementation of FPGA-based deep learning object detection system
by: Chen Chen, et al.
Published: (2019-08-01)

FPGA-Based Processor Acceleration for Image Processing Applications
by: Fahad Siddiqui, et al.
Published: (2019-01-01)

A Parameterized Parallel Design Approach to Efficient Mapping of CNNs onto FPGA
by: Ning Mao, et al.
Published: (2023-02-01)

Pure FPGA Implementation of an HOG Based Real-Time Pedestrian Detection System
by: Jian Hua Luo, et al.
Published: (2018-04-01)

An OpenCL-Based FPGA Accelerator for Faster R-CNN
by: Jianjing An, et al.
Published: (2022-09-01)

Automatic FPGA-based Hardware Accelerator Design: A Case Study with Image Processing Applications
by: Cuong Pham-Quoc
Published: (2020-05-01)

Convolutional Neural Networks using FPGA-based Pipelining
by: Gheni A. Ali, et al.
Published: (2023-05-01)

MLoF: Machine Learning Accelerators for the Low-Cost FPGA Platforms
by: Ruiqi Chen, et al.
Published: (2021-12-01)

Image Encryption Based on Elliptic Curve Points and Linear Fractional Transformation
by: Sajjad Shaukat Jamal, et al.
Published: (2024-01-01)

A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities
by: Shun Li, et al.
Published: (2022-11-01)

Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor
by: Binh Kieu Do-Nguyen, et al.
Published: (2023-01-01)

A Unified Point Multiplication Architecture of Weierstrass, Edward and Huff Elliptic Curves on FPGA
by: Muhammad Arif, et al.
Published: (2023-03-01)

An FPGA Accelerator for Molecular Dynamics Simulation Using OpenCL
by: Hasitha Muthumala Waidyasooriya, et al.
Published: (2016-12-01)

An FPGA-Based Hardware Accelerator for CNNs Inference on Board Satellites: Benchmarking with Myriad 2-Based Solution for the CloudScout Case Study
by: Emilio Rapuano, et al.
Published: (2021-04-01)

A New Hardware Architecture for Fuzzy Logic System Acceleration
by: Aumalhuda Gani Abood, et al.
Published: (2016-12-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

A Review of the Optimal Design of Neural Networks Based on FPGA
by: Chenghao Wang, et al.
Published: (2022-10-01)

CloudSatNet-1: FPGA-Based Hardware-Accelerated Quantized CNN for Satellite On-Board Cloud Coverage Classification
by: Radoslav Pitonak, et al.
Published: (2022-07-01)

An FPGA Based Energy Efficient DS-SLAM Accelerator for Mobile Robots in Dynamic Environment
by: Yakun Wu, et al.
Published: (2021-02-01)

Resource- and Power-Efficient High-Performance Object Detection Inference Acceleration Using FPGA
by: Solomon Negussie Tesema, et al.
Published: (2022-06-01)

Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via FPGA
by: Argyrios Sideris, et al.
Published: (2023-08-01)