Measurement of Power Dissipation Due to Parasitic Capacitances of Power MOSFETs

Measurement of Power Dissipation Due to Parasitic Capacitances of Power MOSFETs

Analysis of the switching losses in a power MOSFET is crucial for the design of efficient power electronic systems. Currently, the state-of-the-art technique is based on measured drain current and drain-to-source voltage during the switching intervals. However, this technique does not separate the s...

Ausführliche Beschreibung

Bibliographische Detailangaben
Hauptverfasser: Utkarsh Jadli, Faisal Mohd-Yasin, Hamid Amini Moghadam, Peyush Pande, Jordan R. Nicholls, Sima Dimitrijev
Format: Artikel
Sprache:English
Veröffentlicht: IEEE 2020-01-01
Schriftenreihe:IEEE Access
Schlagworte:
Channel current
current diversion phenomenon
<italic xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">COSS</italic> losses
efficiency
power losses
power MOSFET
Online Zugang:https://ieeexplore.ieee.org/document/9220878/

Online

https://ieeexplore.ieee.org/document/9220878/

Ähnliche Einträge