Measurement of Power Dissipation Due to Parasitic Capacitances of Power MOSFETs
Analysis of the switching losses in a power MOSFET is crucial for the design of efficient power electronic systems. Currently, the state-of-the-art technique is based on measured drain current and drain-to-source voltage during the switching intervals. However, this technique does not separate the s...
| Main Authors: | , , , , , |
|---|---|
| 格式: | 文件 |
| 语言: | English |
| 出版: |
IEEE
2020-01-01
|
| 丛编: | IEEE Access |
| 主题: | |
| 在线阅读: | https://ieeexplore.ieee.org/document/9220878/ |