Modelling of asymmetric channel plasmonic polariton waveguides

Abstract Channel plasmonic polariton (CPP) waveguides are a promising technology for integrated photonics. They offer several advantages over other plasmonic waveguides and are well-suited for various applications. In this research, a new design of asymmetric double-trenched CPP waveguide is suggest...

Full description

Bibliographic Details
Main Authors: Saja Imad, Riyadh Mansoor, Rasha Ali, Fras Hussain
Format: Article
Language:English
Published: SpringerOpen 2023-11-01
Series:Journal of Engineering and Applied Science
Subjects:
Online Access:https://doi.org/10.1186/s44147-023-00318-1
_version_ 1797452552648785920
author Saja Imad
Riyadh Mansoor
Rasha Ali
Fras Hussain
author_facet Saja Imad
Riyadh Mansoor
Rasha Ali
Fras Hussain
author_sort Saja Imad
collection DOAJ
description Abstract Channel plasmonic polariton (CPP) waveguides are a promising technology for integrated photonics. They offer several advantages over other plasmonic waveguides and are well-suited for various applications. In this research, a new design of asymmetric double-trenched CPP waveguide is suggested and examined. This design consists of two silicon trenches etched into a silicon dioxide substrate layer; with a gold layer sandwiched in between. The trenches are asymmetric, with one trench being wider than the other. This asymmetry creates a spatially varying surface plasmon polariton (SPP) field, which can guide light along the waveguide. The polarization characteristics of this proposed design are analyzed over a specific wavelength range (0.7 $$-$$ - 1.7 µm) to evaluate the mode confinement of the light within the structure. The design performance was optimized by changing the gold layer thickness and the dimensions of the lower trench. Different scenarios are examined to observe TE and TM-polarized modes’ behavior within the groove. A 1867.119 dB/µm suppression level at 0.92 µm wavelength is achieved which offers a small-size component for compact photonic logic gates, enabling the development of next-generation photonic devices.
first_indexed 2024-03-09T15:10:21Z
format Article
id doaj.art-f5de85e3a84648f9b43f7735efd9f1e4
institution Directory Open Access Journal
issn 1110-1903
2536-9512
language English
last_indexed 2024-03-09T15:10:21Z
publishDate 2023-11-01
publisher SpringerOpen
record_format Article
series Journal of Engineering and Applied Science
spelling doaj.art-f5de85e3a84648f9b43f7735efd9f1e42023-11-26T13:27:51ZengSpringerOpenJournal of Engineering and Applied Science1110-19032536-95122023-11-0170111210.1186/s44147-023-00318-1Modelling of asymmetric channel plasmonic polariton waveguidesSaja Imad0Riyadh Mansoor1Rasha Ali2Fras Hussain3General Directorate of Muthanna Education, the Ministry of EducationElectronics and Communication Engineering, Al-Muthanna UniversityPhysics Department, College of Science, Al-Muthanna UniversityPhysics Department, College of Science, Al-Muthanna UniversityAbstract Channel plasmonic polariton (CPP) waveguides are a promising technology for integrated photonics. They offer several advantages over other plasmonic waveguides and are well-suited for various applications. In this research, a new design of asymmetric double-trenched CPP waveguide is suggested and examined. This design consists of two silicon trenches etched into a silicon dioxide substrate layer; with a gold layer sandwiched in between. The trenches are asymmetric, with one trench being wider than the other. This asymmetry creates a spatially varying surface plasmon polariton (SPP) field, which can guide light along the waveguide. The polarization characteristics of this proposed design are analyzed over a specific wavelength range (0.7 $$-$$ - 1.7 µm) to evaluate the mode confinement of the light within the structure. The design performance was optimized by changing the gold layer thickness and the dimensions of the lower trench. Different scenarios are examined to observe TE and TM-polarized modes’ behavior within the groove. A 1867.119 dB/µm suppression level at 0.92 µm wavelength is achieved which offers a small-size component for compact photonic logic gates, enabling the development of next-generation photonic devices.https://doi.org/10.1186/s44147-023-00318-1CPPFinite element methodNOR gatingPlasmonic waveguidePhotonics
spellingShingle Saja Imad
Riyadh Mansoor
Rasha Ali
Fras Hussain
Modelling of asymmetric channel plasmonic polariton waveguides
Journal of Engineering and Applied Science
CPP
Finite element method
NOR gating
Plasmonic waveguide
Photonics
title Modelling of asymmetric channel plasmonic polariton waveguides
title_full Modelling of asymmetric channel plasmonic polariton waveguides
title_fullStr Modelling of asymmetric channel plasmonic polariton waveguides
title_full_unstemmed Modelling of asymmetric channel plasmonic polariton waveguides
title_short Modelling of asymmetric channel plasmonic polariton waveguides
title_sort modelling of asymmetric channel plasmonic polariton waveguides
topic CPP
Finite element method
NOR gating
Plasmonic waveguide
Photonics
url https://doi.org/10.1186/s44147-023-00318-1
work_keys_str_mv AT sajaimad modellingofasymmetricchannelplasmonicpolaritonwaveguides
AT riyadhmansoor modellingofasymmetricchannelplasmonicpolaritonwaveguides
AT rashaali modellingofasymmetricchannelplasmonicpolaritonwaveguides
AT frashussain modellingofasymmetricchannelplasmonicpolaritonwaveguides