Construction of validation modules based on reference functional models in a standalone verification of communication subsystem
The paper proposes some approaches to functional verification of microprocessor communication controllers based on developing layered UVM (Universal Verification Methodology) test systems. In modern microprocessor systems there are a lots of controllers operating with their own data types. Communica...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Ivannikov Institute for System Programming of the Russian Academy of Sciences
2018-10-01
|
| Series: | Труды Института системного программирования РАН |
| Subjects: | |
| Online Access: | https://ispranproceedings.elpub.ru/jour/article/view/529 |
| _version_ | 1818665872745562112 |
|---|---|
| author | D. A. Lebedev I. A. Stotland |
| author_facet | D. A. Lebedev I. A. Stotland |
| author_sort | D. A. Lebedev |
| collection | DOAJ |
| description | The paper proposes some approaches to functional verification of microprocessor communication controllers based on developing layered UVM (Universal Verification Methodology) test systems. In modern microprocessor systems there are a lots of controllers operating with their own data types. Communication controllers support transferring and transformation data between microprocessor units. Such transformation must be carried out quickly and without data corruption for the correct functioning of the whole system. Communication controllers could carry additional functions such transmission values of copies of the system registers, address translation and others. Brief overview of verification tools and benefits of application standalone simulation based verification for checking the correctness of communication subsystems are marked out in the paper. We present the approaches of construction a standalone UVM-based verification environment with checking module implemented in external functional reference model. We also propose some techniques for checking the correctness of communication subsystems: checking multiple-clock controllers using parametrized clock generator, supporting of credit exchange mechanisms. Presented approaches were used to verify the communication subsystem - Host-Bridge - of Sparc V9 eight-core microprocessor developed by MCST. The difficulties discovered in the process of test system developing and its resolutions are described in the paper. The results of using presented solutions for verification of communicating subsystem controllers and further plan of the test system enhancement are considered. |
| first_indexed | 2024-12-17T05:55:32Z |
| format | Article |
| id | doaj.art-f829b74cea6a4b15b4e6b16030d77670 |
| institution | Directory Open Access Journal |
| issn | 2079-8156 2220-6426 |
| language | English |
| last_indexed | 2024-12-17T05:55:32Z |
| publishDate | 2018-10-01 |
| publisher | Ivannikov Institute for System Programming of the Russian Academy of Sciences |
| record_format | Article |
| series | Труды Института системного программирования РАН |
| spelling | doaj.art-f829b74cea6a4b15b4e6b16030d776702022-12-21T22:01:03ZengIvannikov Institute for System Programming of the Russian Academy of SciencesТруды Института системного программирования РАН2079-81562220-64262018-10-0130318319410.15514/ISPRAS-2018-30(3)-13529Construction of validation modules based on reference functional models in a standalone verification of communication subsystemD. A. Lebedev0I. A. Stotland1АО «МЦСТ»АО «МЦСТ»The paper proposes some approaches to functional verification of microprocessor communication controllers based on developing layered UVM (Universal Verification Methodology) test systems. In modern microprocessor systems there are a lots of controllers operating with their own data types. Communication controllers support transferring and transformation data between microprocessor units. Such transformation must be carried out quickly and without data corruption for the correct functioning of the whole system. Communication controllers could carry additional functions such transmission values of copies of the system registers, address translation and others. Brief overview of verification tools and benefits of application standalone simulation based verification for checking the correctness of communication subsystems are marked out in the paper. We present the approaches of construction a standalone UVM-based verification environment with checking module implemented in external functional reference model. We also propose some techniques for checking the correctness of communication subsystems: checking multiple-clock controllers using parametrized clock generator, supporting of credit exchange mechanisms. Presented approaches were used to verify the communication subsystem - Host-Bridge - of Sparc V9 eight-core microprocessor developed by MCST. The difficulties discovered in the process of test system developing and its resolutions are described in the paper. The results of using presented solutions for verification of communicating subsystem controllers and further plan of the test system enhancement are considered.https://ispranproceedings.elpub.ru/jour/article/view/529тестовая системаконтроллер сопряжения интерфейсовфункциональная верификацияэталонная модель |
| spellingShingle | D. A. Lebedev I. A. Stotland Construction of validation modules based on reference functional models in a standalone verification of communication subsystem Труды Института системного программирования РАН тестовая система контроллер сопряжения интерфейсов функциональная верификация эталонная модель |
| title | Construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| title_full | Construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| title_fullStr | Construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| title_full_unstemmed | Construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| title_short | Construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| title_sort | construction of validation modules based on reference functional models in a standalone verification of communication subsystem |
| topic | тестовая система контроллер сопряжения интерфейсов функциональная верификация эталонная модель |
| url | https://ispranproceedings.elpub.ru/jour/article/view/529 |
| work_keys_str_mv | AT dalebedev constructionofvalidationmodulesbasedonreferencefunctionalmodelsinastandaloneverificationofcommunicationsubsystem AT iastotland constructionofvalidationmodulesbasedonreferencefunctionalmodelsinastandaloneverificationofcommunicationsubsystem |