Construction of validation modules based on reference functional models in a standalone verification of communication subsystem
The paper proposes some approaches to functional verification of microprocessor communication controllers based on developing layered UVM (Universal Verification Methodology) test systems. In modern microprocessor systems there are a lots of controllers operating with their own data types. Communica...
Main Authors: | D. A. Lebedev, I. A. Stotland |
---|---|
Format: | Article |
Language: | English |
Published: |
Ivannikov Institute for System Programming of the Russian Academy of Sciences
2018-10-01
|
Series: | Труды Института системного программирования РАН |
Subjects: | |
Online Access: | https://ispranproceedings.elpub.ru/jour/article/view/529 |
Similar Items
-
Test environment for verification of multi-processor memory subsystem unit
by: Dmitry Alexeevitch Lebedev, et al.
Published: (2019-09-01) -
Approach to test program development for multilevel verification
by: Pavel Viktorovich Frolov
Published: (2019-09-01) -
Approaches to Stand-alone Verification of Multicore Microprocessor Caches
by: M. . Petrochenkov, et al.
Published: (2018-10-01) -
Verification of System on Chip Integrated Communication Controllers
by: M. V. Petrochenkov, et al.
Published: (2018-10-01) -
A Formal Model and Verification Problems for Software Defined Networks
by: V. A. Zakharov, et al.
Published: (2013-12-01)