Further Improvements in Decoding Performance for 5G LDPC Codes Based on Modified Check-Node Unit
One of the most important units of Low-Density Parity-Check (LDPC) decoders is the Check-Node Unit. Its main task is to find the first two minimum values among incoming variable-to-check messages and return check-to-variable messages. This block significantly affects the decoding performance, as wel...
Main Authors: | B. N. Tran-Thi, T. T. Nguyen-Ly, T. Hoang |
---|---|
Format: | Article |
Language: | English |
Published: |
Spolecnost pro radioelektronicke inzenyrstvi
2023-06-01
|
Series: | Radioengineering |
Subjects: | |
Online Access: | https://www.radioeng.cz/fulltexts/2023/23_02_0226_0235.pdf |
Similar Items
-
FPGA-Oriented LDPC Decoder for Cyber-Physical Systems
by: Mateusz Kuc, et al.
Published: (2020-05-01) -
Low Power QC-LDPC Decoder Based on Token Ring Architecture
by: Mateusz Kuc, et al.
Published: (2020-11-01) -
High-Throughput Multi-Frame Decoding of QC-LDPC Codes With Modified Rejection-Based Minimum Finding
by: Alireza Hasani, et al.
Published: (2022-01-01) -
Reduced-Complexity Offset Min-Sum Check Node Unit for Layered 5G LDPC Decoder
by: V. L. Petrović, et al.
Published: (2021-07-01) -
An FPGA Design with High Memory Efficiency and Decoding Performance for 5G LDPC Decoder
by: Bich Ngoc Tran-Thi, et al.
Published: (2023-08-01)