An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy
Cryptography has become one of the vital disciplines for information technology such as IoT (Internet Of Things), IIoT (Industrial Internet Of Things), I4.0 (Industry 4.0), and automotive applications. Some fundamental characteristics required for these applications are confidentiality, authenticati...
Main Authors: | Alan Torres-Alvarado, Luis Alberto Morales-Rosales, Ignacio Algredo-Badillo, Francisco López-Huerta, Mariana Lobato-Báez, Juan Carlos López-Pimentel |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-04-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/22/8/2985 |
Similar Items
-
A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors
by: Ignacio Algredo-Badillo, et al.
Published: (2022-07-01) -
SHA-256 Hardware Proposal for IoT Devices in the Blockchain Context
by: Carlos E. B. Santos, et al.
Published: (2024-06-01) -
Optimizing FPGA Resource Allocation for SHA-3 Using DSP48 and Pipelining Techniques
by: Agfianto Eko Putra, et al.
Published: (2025-01-01) -
Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via FPGA
by: Argyrios Sideris, et al.
Published: (2023-08-01) -
A High-Performance Multimem SHA-256 Accelerator for Society 5.0
by: Thi Hong Tran, et al.
Published: (2021-01-01)