Aggressive Design Reuse for Ubiquitous Zero-Trust Edge Security—From Physical Design to Machine-Learning-Based Hardware Patching
This work presents an overview of challenges and solid pathways toward ubiquitous and sustainable hardware security in next-generation silicon chips at the edge of distributed and connected systems (e.g., IoT and AIoT). As the first challenge, the increasingly connected nature and the exponential pr...
Main Author: | Massimo Alioto |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Open Journal of the Solid-State Circuits Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9955388/ |
Similar Items
-
A Novel Hardware Security Architecture for IoT Device: PD-CRP (PUF Database and Challenge–Response Pair) Bloom Filter on Memristor-Based PUF
by: Jungwon Lee, et al.
Published: (2020-09-01) -
Arbiter PUF—A Review of Design, Composition, and Security Aspects
by: S. Hemavathy, et al.
Published: (2023-01-01) -
VLSI Design of Trusted Virtual Sensors
by: Macarena C. Martínez-Rodríguez, et al.
Published: (2018-01-01) -
FPGA-Based PUF Designs: A Comprehensive Review and Comparative Analysis
by: Kusum Lata, et al.
Published: (2023-11-01) -
Implementation and characterization of flash-based hardware security primitives for cryptographic key generation
by: Mi-Kyung Oh, et al.
Published: (2023-04-01)