A New Hardware Architecture for Fuzzy Logic System Acceleration
In this work, a new architecture is designed for fuzzy logic system. The proposed architecture is implemented on field programed gate array (FPGA). The hardware designed fuzzy systemimproves the excution speed with very high speed up factor using low cost availble kits such as FPGA. The implementati...
Main Authors: | Aumalhuda Gani Abood, Mohammed A. Jodha, Majid A. Alwan |
---|---|
Format: | Article |
Language: | English |
Published: |
College of Engineering, University of Basrah
2016-12-01
|
Series: | Iraqi Journal for Electrical and Electronic Engineering |
Subjects: | |
Online Access: | http://ijeee.org/volums/volume12/IJEEE12PDF/paper1220.pdf |
Similar Items
-
Hardware-friendly compression and hardware acceleration for transformer: A survey
by: Shizhen Huang, et al.
Published: (2022-08-01) -
A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01) -
A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01) -
Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01) -
Proposal of Takagi–Sugeno Fuzzy-PI Controller Hardware
by: Sérgio N. Silva, et al.
Published: (2020-04-01)