Improving characteristics of LUT-based Mealy FSMs
Practically, any digital system includes sequential blocks represented using a model of finite state machine (FSM). It is very important to improve such FSM characteristics as the number of logic elements used, operating frequency and consumed energy. The paper proposes a novel technology-dependent...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Sciendo
2020-12-01
|
| Series: | International Journal of Applied Mathematics and Computer Science |
| Subjects: | |
| Online Access: | https://doi.org/10.34768/amcs-2020-0055 |
| _version_ | 1818595151119908864 |
|---|---|
| author | Barkalov Alexander Titarenko Larysa Mielcarek Kamil |
| author_facet | Barkalov Alexander Titarenko Larysa Mielcarek Kamil |
| author_sort | Barkalov Alexander |
| collection | DOAJ |
| description | Practically, any digital system includes sequential blocks represented using a model of finite state machine (FSM). It is very important to improve such FSM characteristics as the number of logic elements used, operating frequency and consumed energy. The paper proposes a novel technology-dependent design method targeting a decrease in the number of look-up table (LUT) elements and their levels in logic circuits of FPGA-based Mealy FSMs. It produces FSM circuits having three levels of logic blocks. Also, it produces circuits with regular systems of interconnections between the levels of logic. The method is based on dividing the set of internal states into two subsets. Each subset corresponds to a unique part of an FSM circuit. Only a single LUT is required for implementing each function generated by the first part of the circuit. The second part is represented by a multi-level circuit. The proposed method belongs to the group of two-fold state assignment methods. Each internal state is encoded as an element of the set of states and as an element of some of its subsets. A binary state assignment is used for states corresponding to the first part of the FSM circuit. The one-hot assignment is used for states corresponding to the second part. An example of FSM synthesis with the proposed method is shown. The experiments with standard benchmarks are conducted to analyze the efficiency of the proposed method. The results of experiments show that the proposed approach leads to diminishing the number of LUTs in the circuits of rather complex Mealy FSMs having more than 15 internal states. The positive property of this method is a reduction in energy consumption (without any overhead cost) and an increase in operating frequency compared with other investigated methods. |
| first_indexed | 2024-12-16T11:11:27Z |
| format | Article |
| id | doaj.art-fdd4cf2f5b9f4b4c8961e579e84285cb |
| institution | Directory Open Access Journal |
| issn | 2083-8492 |
| language | English |
| last_indexed | 2024-12-16T11:11:27Z |
| publishDate | 2020-12-01 |
| publisher | Sciendo |
| record_format | Article |
| series | International Journal of Applied Mathematics and Computer Science |
| spelling | doaj.art-fdd4cf2f5b9f4b4c8961e579e84285cb2022-12-21T22:33:44ZengSciendoInternational Journal of Applied Mathematics and Computer Science2083-84922020-12-0130474575910.34768/amcs-2020-0055amcs-2020-0055Improving characteristics of LUT-based Mealy FSMsBarkalov Alexander0Titarenko Larysa1Mielcarek Kamil2Institute of Metrology, Electronics and Computer Science, University of Zielona Góra, ul. Szafrana 2, 65-516Zielona Góra, PolandInstitute of Metrology, Electronics and Computer Science, University of Zielona Góra, ul. Szafrana 2, 65-516Zielona Góra, PolandInstitute of Metrology, Electronics and Computer Science, University of Zielona Góra, ul. Szafrana 2, 65-516Zielona Góra, PolandPractically, any digital system includes sequential blocks represented using a model of finite state machine (FSM). It is very important to improve such FSM characteristics as the number of logic elements used, operating frequency and consumed energy. The paper proposes a novel technology-dependent design method targeting a decrease in the number of look-up table (LUT) elements and their levels in logic circuits of FPGA-based Mealy FSMs. It produces FSM circuits having three levels of logic blocks. Also, it produces circuits with regular systems of interconnections between the levels of logic. The method is based on dividing the set of internal states into two subsets. Each subset corresponds to a unique part of an FSM circuit. Only a single LUT is required for implementing each function generated by the first part of the circuit. The second part is represented by a multi-level circuit. The proposed method belongs to the group of two-fold state assignment methods. Each internal state is encoded as an element of the set of states and as an element of some of its subsets. A binary state assignment is used for states corresponding to the first part of the FSM circuit. The one-hot assignment is used for states corresponding to the second part. An example of FSM synthesis with the proposed method is shown. The experiments with standard benchmarks are conducted to analyze the efficiency of the proposed method. The results of experiments show that the proposed approach leads to diminishing the number of LUTs in the circuits of rather complex Mealy FSMs having more than 15 internal states. The positive property of this method is a reduction in energy consumption (without any overhead cost) and an increase in operating frequency compared with other investigated methods.https://doi.org/10.34768/amcs-2020-0055fpgalutmealy fsmstructural decompositiontwo-fold state assignmentenergy consumption |
| spellingShingle | Barkalov Alexander Titarenko Larysa Mielcarek Kamil Improving characteristics of LUT-based Mealy FSMs International Journal of Applied Mathematics and Computer Science fpga lut mealy fsm structural decomposition two-fold state assignment energy consumption |
| title | Improving characteristics of LUT-based Mealy FSMs |
| title_full | Improving characteristics of LUT-based Mealy FSMs |
| title_fullStr | Improving characteristics of LUT-based Mealy FSMs |
| title_full_unstemmed | Improving characteristics of LUT-based Mealy FSMs |
| title_short | Improving characteristics of LUT-based Mealy FSMs |
| title_sort | improving characteristics of lut based mealy fsms |
| topic | fpga lut mealy fsm structural decomposition two-fold state assignment energy consumption |
| url | https://doi.org/10.34768/amcs-2020-0055 |
| work_keys_str_mv | AT barkalovalexander improvingcharacteristicsoflutbasedmealyfsms AT titarenkolarysa improvingcharacteristicsoflutbasedmealyfsms AT mielcarekkamil improvingcharacteristicsoflutbasedmealyfsms |