RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform
RFID systems are one of the essential technologies and used many diverse applications. The security and privacy are the primary concern in RFID systems which are overcome by using suitable authentication protocols. In this manuscript, the costeffective RFID-Mutual Authentication (MA) using a lightwe...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Polish Academy of Sciences
2021-12-01
|
| Series: | International Journal of Electronics and Telecommunications |
| Subjects: | |
| Online Access: | https://journals.pan.pl/Content/121898/PDF/86_2808_Anusha_skl.pdf |
| _version_ | 1818489285021532160 |
|---|---|
| author | R. Anusha V. Veena Devi Shastrimath |
| author_facet | R. Anusha V. Veena Devi Shastrimath |
| author_sort | R. Anusha |
| collection | DOAJ |
| description | RFID systems are one of the essential technologies and used many diverse applications. The security and privacy are the primary concern in RFID systems which are overcome by using suitable authentication protocols. In this manuscript, the costeffective RFID-Mutual Authentication (MA) using a lightweight Extended Tiny encryption algorithm (XTEA) is designed to overcome the security and privacy issues on Hardware Platform. The proposed design provides two levels of security, which includes secured Tag identification and mutual authentication. The RFIDMA mainly has Reader and Tag along with the backend Server. It establishes the secured authentication between Tag and Reader using XTEA. The XTEA with Cipher block chaining (CBC) is incorporated in RFID for secured MA purposes. The authentication process completed based on the challenge and response between Reader and Tag using XTEA-CBC. The present work is designed using Verilog-HDL on the Xilinx environment and implemented on Artix-7 FPGA. The simulation and synthesis results discussed with hardware constraints like Area, power, and time. The present work is compared with existing similar approaches with hardware constraints improvements. |
| first_indexed | 2024-12-10T17:02:03Z |
| format | Article |
| id | doaj.art-fde7b103570f48708d205ba44de3e22d |
| institution | Directory Open Access Journal |
| issn | 2081-8491 2300-1933 |
| language | English |
| last_indexed | 2024-12-10T17:02:03Z |
| publishDate | 2021-12-01 |
| publisher | Polish Academy of Sciences |
| record_format | Article |
| series | International Journal of Electronics and Telecommunications |
| spelling | doaj.art-fde7b103570f48708d205ba44de3e22d2022-12-22T01:40:33ZengPolish Academy of SciencesInternational Journal of Electronics and Telecommunications2081-84912300-19332021-12-01vol. 67No 4623629https://doi.org/10.24425/ijet.2021.137855RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA PlatformR. Anusha0V. Veena Devi Shastrimath1Department of Electronics and Communication Engineering, N.M.A.M Institute of Technology, Visvesvaraya Technological University, Belagavi, Karnataka, IndiaDepartment of Electronics and Communication Engineering, N.M.A.M Institute of Technology, Visvesvaraya Technological University, Belagavi, Karnataka, IndiaRFID systems are one of the essential technologies and used many diverse applications. The security and privacy are the primary concern in RFID systems which are overcome by using suitable authentication protocols. In this manuscript, the costeffective RFID-Mutual Authentication (MA) using a lightweight Extended Tiny encryption algorithm (XTEA) is designed to overcome the security and privacy issues on Hardware Platform. The proposed design provides two levels of security, which includes secured Tag identification and mutual authentication. The RFIDMA mainly has Reader and Tag along with the backend Server. It establishes the secured authentication between Tag and Reader using XTEA. The XTEA with Cipher block chaining (CBC) is incorporated in RFID for secured MA purposes. The authentication process completed based on the challenge and response between Reader and Tag using XTEA-CBC. The present work is designed using Verilog-HDL on the Xilinx environment and implemented on Artix-7 FPGA. The simulation and synthesis results discussed with hardware constraints like Area, power, and time. The present work is compared with existing similar approaches with hardware constraints improvements.https://journals.pan.pl/Content/121898/PDF/86_2808_Anusha_skl.pdfrfidmutual authentication(ma)xteafpganfcepcencryptionreadertagcbc mode |
| spellingShingle | R. Anusha V. Veena Devi Shastrimath RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform International Journal of Electronics and Telecommunications rfid mutual authentication (ma) xtea fpga nfc epc encryption reader tag cbc mode |
| title | RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform |
| title_full | RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform |
| title_fullStr | RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform |
| title_full_unstemmed | RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform |
| title_short | RFID-MA XTEA: Cost-Effective RFID-Mutual Authentication Design Using XTEA Security on FPGA Platform |
| title_sort | rfid ma xtea cost effective rfid mutual authentication design using xtea security on fpga platform |
| topic | rfid mutual authentication (ma) xtea fpga nfc epc encryption reader tag cbc mode |
| url | https://journals.pan.pl/Content/121898/PDF/86_2808_Anusha_skl.pdf |
| work_keys_str_mv | AT ranusha rfidmaxteacosteffectiverfidmutualauthenticationdesignusingxteasecurityonfpgaplatform AT vveenadevishastrimath rfidmaxteacosteffectiverfidmutualauthenticationdesignusingxteasecurityonfpgaplatform |