Digitalization of Pulse Signal Processing for Ex-Core Instrumentation System in Nuclear Power Plants

Digitalization of Pulse Signal Processing for Ex-Core Instrumentation System in Nuclear Power Plants

Nuclear power plants (NPPs) are globally important sources of clean energy. However, high operation and maintenance (O&M) costs are one of the factors hindering the development of NPPs. In this study, we focused on the development of a digital algorithm for ex-core instrumentation systems (EISs)...

Full description

Bibliographic Details
Main Authors:	Ryo Konishi, Makoto Sasano, Masateru Hayashi, Tetsushi Azuma
Format:	Article
Language:	English
Published:	MDPI AG 2024-03-01
Series:	Applied Sciences
Subjects:	nuclear power plant instrumentation and control system digitalization field-programmable gate array
Online Access:	https://www.mdpi.com/2076-3417/14/6/2445

Similar Items

The design of an FPGA-based sinusoidal pulse width modulation generator /
by: Mohamed Shaharudeen Yunos, 1968-, author, et al.
Published: (2014)

The design of an FPGA-based sinusoidal pulse width modulation generator /
by: Mohamed Shaharudeen Yunos, 1968-, author
Published: (2014)

Estimating time parameters for radar pulse descriptor words using FPGA /
by: Hatem Nabih Jabas, 1992- , author 614611, et al.
Published: (2018)

Estimating time parameters for radar pulse descriptor words using FPGA /
by: Hatem Nabih Jabas, 1992- , author 614611
Published: (2018)

An FPGA implementation of RSA processor core for public-key cryptosystem /
by: 185448 Tan, Siang Lin
Published: (2001)

Multi-core ladder rung processor on field programmable gate array /
by: Yeap, Han Chien, 1990-, et al.
Published: (2014)

Application of field programmable gate array to generate harmonic elimination pulse width modulation signal /
by: Mohd. Shahril Affandi Abdul Mutallib, 1987-, et al.
Published: (2011)

Multi-core ladder rung processor on field programmable gate array [electronic resource] /
by: Yeap, Han Chien, 1990-
Published: (2014)

Application of field programmable gate array to generate harmonic elimination pulse width modulation signal [electronic resource] /
by: Mohd. Shahril Affandi Abdul Mutallib, 1987-, et al.
Published: (2011)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA) /
by: 226850 Abdul Aziz Abdul Rahman
Published: (2003)

FPGA based digital communication transmitter [microform] /
by: Abdul Salam Saad, et al.

DIGITAL LOGIC WITH AN INTRODUCTION TO VERILOG AND FPGA - BASED DESIGN /
by: Rafiquzzaman, M., author, et al.
Published: (2020)

Digital testing platform desgin using field programmable gate array /
by: Tan, Li Chen, 1986-, et al.
Published: (2010)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Published: (2012)

Dual-sampling sigma-delta analog-to-digital converter implementation in field-programmable gate array
by: Noor Shah, Mohd Syahril
Published: (2013)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Published: (2012)

Development of digital testing platform for functional and delay test using field programmable gate array /
by: Wong, Jia Huey, 1988- , author, et al.
Published: (2011)

An IEEE-754 compliant floating-point coordinate rotation digital computer coprocessor on field programmable gate /
by: Chen Kean Tack 1999-, author 644490, et al.
Published: (2017)

Development of digital testing platform for functional and delay test using field programmable gate array [electronic resource] /
by: Wong, Jia Huey, 1988- , author, et al.
Published: (2011)

An IEEE-754 compliant floating-point coordinate rotation digital computer coprocessor on field programmable gate array /
by: Chen, Kean Tack, 1989-, author 607321, et al.
Published: (2017)

Multi-directional matrix converter for low power application using field-programmable gate array
by: Toosi, Saman
Published: (2015)

Development of pulse signal generator for ultrasound machine using FPGA /
by: 522862 Ng, Kok Wei, et al.
Published: (2010)

Development of pulse signal generator for ultrasound machine using FPGA [electronic resource] /
by: 522862 Ng, Kok Wei
Published: (2010)

Designing with FPGAs and CPLDs /
by: 240588 Zeidman, Bob
Published: (2002)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

Development of software interface for shortest path processor [microfilm] /
by: Alagendra Prakash Jayaraman
Published: (2001)

Designing with FPGAs and CPLDs /
by: 378537 Jenkins, Jesse H.
Published: (1994)

Development of software interface for shortest path processor /
by: 238780 Alagendra Prakash Jayaraman
Published: (2001)

Implementation of ether interface for nios processor /
by: 372855 Edwin Edward
Published: (2006)

FPGA implementation of hepwn for cascaded multilevel inverter /
by: Ahmed Majed ahmed Saif, 1990-, author, et al.
Published: (2014)

FPGA implementation of hepwn for cascaded multilevel inverter [electronic resource] /
by: Ahmed Majed ahmed Saif, 1990-, author
Published: (2014)

FPGA control based system on eductional monochromator kit /
by: Lai, Andy Yew Chiong, 1990-, author, et al.
Published: (2013)

FPGA control based system on eductional monochromator kit [electronic resource] /
by: Lai, Andy Yew Chiong, 1990-, author
Published: (2013)

Design and implementation of FGPA-based floating point math hardware module /
by: Chen, Kean Tack, 1989- , author, et al.
Published: (2013)

Design and implementation of FGPA-based floating point math hardware module [electronic resource] /
by: Chen, Kean Tack, 1989- , author
Published: (2013)

High speed Programmable Logic Controller (PLC) processor on Field Programmable Gate Array (FPGA) /
by: Muhammad Hafizzie Borham, 1990- , author, et al.
Published: (2013)

High speed Programmable Logic Controller (PLC) processor on Field Programmable Gate Array (FPGA) [electronic resource] /
by: Muhammad Hafizzie Borham, 1990- , author
Published: (2013)

FPGA based adaptive cryptography engine IPSec /
by: 560514 Shaikh Nasir Shaikh Husin, et al.
Published: (2007)

FPGA generation of HEPWM waveform for a three phase inverter using newton raphson method /
by: Muhammad Afiq Abdullah, 1988-, et al.
Published: (2011)

FPGA generation of HEPWM waveform for a three phase inverter using newton raphson method [electronic resource] /
by: Muhammad Afiq Abdullah, 1988-, et al.
Published: (2011)