WMM : a resilient Weak Memory Model

Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2016.

Bibliographic Details
Main Author: Zhang, Sizhuo
Other Authors: Arvind.
Format: Thesis
Language:eng
Published: Massachusetts Institute of Technology 2016
Subjects:
Online Access:http://hdl.handle.net/1721.1/103667
_version_ 1811072509337927680
author Zhang, Sizhuo
author2 Arvind.
author_facet Arvind.
Zhang, Sizhuo
author_sort Zhang, Sizhuo
collection MIT
description Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2016.
first_indexed 2024-09-23T09:07:06Z
format Thesis
id mit-1721.1/103667
institution Massachusetts Institute of Technology
language eng
last_indexed 2024-09-23T09:07:06Z
publishDate 2016
publisher Massachusetts Institute of Technology
record_format dspace
spelling mit-1721.1/1036672019-04-10T20:52:02Z WMM : a resilient Weak Memory Model Weak Memory Model : a resilient Weak Memory Model Resilient Weak Memory Model Zhang, Sizhuo Arvind. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2016. This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. Cataloged from student-submitted PDF version of thesis. Includes bibliographical references (pages 61-65). A good memory model should have a precise definition that can be understood by any computer architect readily. It should also be resilient in the sense that it should not break when new microarchitecture optimizations are introduced to improve single-threaded performance. We introduce WMM, a new weak memory model, which meets these criteria. WMM permits all load-store reorderings except a store is not allowed to overtake a load. WMM also permits both memory dependency speculation and load-value prediction. We define the operational semantics of WMM using a novel conceptual device called invalidation buffer, which achieves the effect of out-of-order instruction execution even when instructions are executed in-order and one-at-a-time. We show via examples where memory fences need to be inserted for different programming paradigms. We highlight the differences between WMM and other weak memory models including Release Consistency and Power. Our preliminary performance evaluation using the SPLASH benchmarks shows that WMM implementation performs significantly better than the aggressive implementations of SC. WMM holds the promise to be a vendor-independent stable memory model which will not stifle microarchitectural innovations. by Sizhuo Zhang. S.M. 2016-07-18T19:11:15Z 2016-07-18T19:11:15Z 2016 2016 Thesis http://hdl.handle.net/1721.1/103667 953456743 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 65 pages application/pdf Massachusetts Institute of Technology
spellingShingle Electrical Engineering and Computer Science.
Zhang, Sizhuo
WMM : a resilient Weak Memory Model
title WMM : a resilient Weak Memory Model
title_full WMM : a resilient Weak Memory Model
title_fullStr WMM : a resilient Weak Memory Model
title_full_unstemmed WMM : a resilient Weak Memory Model
title_short WMM : a resilient Weak Memory Model
title_sort wmm a resilient weak memory model
topic Electrical Engineering and Computer Science.
url http://hdl.handle.net/1721.1/103667
work_keys_str_mv AT zhangsizhuo wmmaresilientweakmemorymodel
AT zhangsizhuo weakmemorymodelaresilientweakmemorymodel
AT zhangsizhuo resilientweakmemorymodel