Design of on-chip monitoring circuits for clock delay and temperature
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2016.
Main Author: | Kakuru, George Bamuturaki |
---|---|
Other Authors: | Charles G. Sodini, Jeremy Walker, and Andrew Lewine. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/105997 |
Similar Items
-
A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014) -
Design of a phase-locked loop circuit in gallium arsenide for use in a high frequency clock distribution chip
by: Bandy, James H. (James Henry)
Published: (2007) -
An on chip low skew optical clock receiver
by: Lum, Allan Marn Loy, 1978-
Published: (2014) -
Circuit designs for the MAP chip
by: Chen, Andrew R. (Andrew Raymond)
Published: (2008) -
A delay-locked loop for clock recovery and data synchronization
by: Bulzacchelli, John F. (John Francis)
Published: (2005)