Programmable Packet Scheduling at Line Rate
Switches today provide a small menu of scheduling algorithms. While we can tweak scheduling parameters, we cannot modify algorithmic logic, or add a completely new algorithm, after the switch has been designed. This paper presents a design for a {\em programmable} packet scheduler, which allows sche...
Main Authors: | McKeown, Nick, Chole, Sharad, Chuang, Shang-Tse, Agrawal, Anurag, Edsall, Tom, Sivaraman Kaushalram, Anirudh, Subramanian, Suvinay, Alizadeh Attar, Mohammadreza, Balakrishnan, Hari, Katti, Sachin Rajsekhar |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Association for Computing Machinery
2017
|
Online Access: | http://hdl.handle.net/1721.1/110763 https://orcid.org/0000-0003-4034-0918 https://orcid.org/0000-0001-7701-8303 https://orcid.org/0000-0002-0014-6742 https://orcid.org/0000-0002-1455-9652 |
Similar Items
-
Packet Transactions: High-Level Programming for Line-Rate Switches
by: Cheung, Alvin, et al.
Published: (2017) -
dRMT: Disaggregated Programmable Switching
by: Chole, Sharad, et al.
Published: (2021) -
NUMFabric: Fast and Flexible Bandwidth Allocation in Datacenters
by: Nagaraj, Kanthi, et al.
Published: (2017) -
On attack correlation and the benefits of sharing IDS data
by: Katti, Sachin (Katti Rajsekhar)
Published: (2006) -
Cliffhanger: Scaling Performance Cliffs in Web Memory Caches
by: Cidon, Asaf, et al.
Published: (2017)