FPGA Implementation of a Cryptographically-Secure PUF Based on Learning Parity with Noise

FPGA Implementation of a Cryptographically-Secure PUF Based on Learning Parity with Noise

Herder et al. (IEEE Transactions on Dependable and Secure Computing, 2017) designed a new computational fuzzy extractor and physical unclonable function (PUF) challenge-response protocol based on the Learning Parity with Noise (LPN) problem. The protocol requires no irreversible state updates on the...

Full description

Bibliographic Details
Main Authors:	Jin, Chenglu, Nguyen, Phuong Ha, Fuller, Benjamin, van Dijk, Marten, Nguyen, Phuong, Herder, Charles Henry, Devadas, Srinivas, Ren, Ling
Other Authors:	Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory
Format:	Article
Published:	MDPI AG 2018
Online Access:	http://hdl.handle.net/1721.1/113338 https://orcid.org/0000-0003-1117-7293 https://orcid.org/0000-0001-8253-7714 https://orcid.org/0000-0003-3437-7570

Similar Items

Performance Metrics and Empirical Results of a PUF Cryptographic Key Generation ASIC
by: Yu, Meng-Day (Mandel), et al.
Published: (2012)

Reliable and efficient PUF-based key generation using pattern matching
by: Paral, Zdenek (Sid), et al.
Published: (2012)

A new PUF based lock and key solution for secure in-field testing of cryptographic chips
by: Cui, Aijiao, et al.
Published: (2021)

XRD: Scalable messaging system with cryptographic privacy
by: Kwon, Albert Hyukjae, et al.
Published: (2021)

Machine-learning attacks on PolyPUFs, OB-PUFs, RPUFs, LHS-PUFs, and PUF–FSMs
by: Delvaux, Jeroen
Published: (2020)

A secure processor architecture for encrypted computation on untrusted programs
by: Dijk, Marten van, et al.
Published: (2015)

Towards an interpreter for efficient encrypted computation
by: Devadas, Srinivas, et al.
Published: (2014)

Lightweight and secure PUF key storage using limits of machine learning
by: Yu, Meng-Day (Mandel), et al.
Published: (2012)

FPGA Implementation of RSA Public-Key Cryptographic Coprocessor
by: Hani, Mohamed Khalil, et al.
Published: (2000)

Exploiting FPGA Block Memories for Protected Cryptographic Implementations
by: Bhasin, Shivam, et al.
Published: (2016)

PUF Modeling Attacks on Simulated and Silicon Data
by: Ruhrmair, Ulrich, et al.
Published: (2014)

On design and analysis of symmetric key ciphers
by: Nguyen, Phuong Ha
Published: (2013)

A Lockdown Technique to Prevent Machine Learning on PUFs for Lightweight Authentication
by: Hiller, Matthias, et al.
Published: (2017)

Delay-Based Circuit Authentication With Application to Key Cards
by: Gassend, Blaise, et al.
Published: (2023)

Controlled Physical Unknown Functions: Applications to Secure Smartcards and Certified Execution
by: Gassend, Blaise, et al.
Published: (2023)

Silicon Physical Unknown Functions and Secure Smartcards
by: Gassend, Blaise, et al.
Published: (2023)

Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM
by: Fletcher, Christopher Wardlaw, et al.
Published: (2019)

Design and Implementation of the Ascend Secure Processor
by: Ren, Ling, et al.
Published: (2021)

Integrity verification for path Oblivious-RAM
by: Ren, Ling, et al.
Published: (2014)

Generalized external interaction with tamper-resistant hardware with bounded information leakage
by: Yu, Xiangyao, et al.
Published: (2014)

Design space exploration and optimization of path oblivious RAM in secure processors
by: Ren, Ling, et al.
Published: (2014)

Reliable and modeling attack resistant authentication of Arbiter PUF in FPGA implementation with trinary quadruple response
by: Zalivaka, Siarhei S., et al.
Published: (2020)

Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM
by: Ren, Ling, et al.
Published: (2015)

Arbiter PUF based FPGA chip identification and authentication methods with enhanced reliability and modeling attack resistance
by: Zalivaka, Siarhei S.
Published: (2018)

Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs
by: Ren, Ling, et al.
Published: (2015)

Knowledge Flow Analysis for Security Protocols
by: Torlak, Emina, et al.
Published: (2005)

Cryptographic protection of block-oriented storage devices using AES-XTS in FPGA
by: Ahmed, Shakil
Published: (2013)

Memoization Attacks and Copy Protection in Partitioned Applications
by: O'Donnell, Charles W., et al.
Published: (2006)

The AEGIS Processor Architecture for Tamper-Evident and Private Tamper-Resistant Enviorments
by: Suh, G. Edward, et al.
Published: (2023)

Hardware Mechanisms for Memory Integrity Checking
by: Suh, G. Edward, et al.
Published: (2023)

Incremental Multiset Hash Functions and their Application to Memory Integrity Checking
by: Clarke, Dwaine, et al.
Published: (2023)

The AEGIS Processor Architecture for Tamper-Evident and Tamper-Resistant Processing
by: Suh, G. Edward, et al.
Published: (2023)

Offline Integrity Checking of Untrusted Storage
by: Clarke, Dwaine, et al.
Published: (2023)

Caches and Merkle Trees for Efficient Memory Authentication
by: Gassend, Blaise, et al.
Published: (2023)

Offline Authentication of Untrusted Storage
by: Clarke, Dwaine, et al.
Published: (2023)

FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010)

Virtual Monotonic Counters and Count-Limited Objects using a TPM without a Trusted OS (Extended Version)
by: Sarmenta, Luis F. G., et al.
Published: (2006)

Path ORAM: An Extremely Simple Oblivious RAM Protocol
by: Stefanov, Emil, et al.
Published: (2014)

Application of PUFs on hardware security
by: Ang, Jin Ann
Published: (2022)

A Low-Latency, Low-Area Hardware Oblivious RAM Controller
by: Fletcher, Christopher Wardlaw, et al.
Published: (2015)