Inherent limitations of hybrid transactional memory
Several hybrid transactional memory (HyTM) schemes have recently been proposed to complement the fast, but best-effort nature of hardware transactional memory with a slow, reliable software backup. However, the costs of providing concurrency between hardware and software transactions in HyTM are sti...
Main Authors: | Alistarh, Dan, Kuznetsov, Petr, Ravi, Srivatsan, Kopinsky, Justin, Shavit, Nir N. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
Format: | Article |
Language: | English |
Published: |
Springer Berlin Heidelberg
2018
|
Online Access: | http://hdl.handle.net/1721.1/116831 https://orcid.org/0000-0003-2062-0998 https://orcid.org/0000-0002-4552-2414 |
Similar Items
-
Reduced hardware transactions: a new approach to hybrid transactional memory
by: Matveev, Alexander, et al.
Published: (2014) -
The LevelArray: A Fast, Practical Long-Lived Renaming Algorithm
by: Alistarh, Dan, et al.
Published: (2016) -
The SprayList: a scalable relaxed priority queue
by: Alistarh, Dan, et al.
Published: (2016) -
Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory
by: Matveev, Alexander, et al.
Published: (2016) -
On the Inherent Sequentiality of Concurrent Objects
by: Ellen, Faith, et al.
Published: (2012)