Evaluating Simulink HDL coder as a framework for flexible and modular hardware description
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2018
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/119717 |
| _version_ | 1826205962970595328 |
|---|---|
| author | Sarge, Valerie Youngmi |
| author2 | Paul Monticciolo and Vivienne Sze. |
| author_facet | Paul Monticciolo and Vivienne Sze. Sarge, Valerie Youngmi |
| author_sort | Sarge, Valerie Youngmi |
| collection | MIT |
| description | Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018. |
| first_indexed | 2024-09-23T13:21:49Z |
| format | Thesis |
| id | mit-1721.1/119717 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T13:21:49Z |
| publishDate | 2018 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/1197172019-04-12T19:44:34Z Evaluating Simulink HDL coder as a framework for flexible and modular hardware description Sarge, Valerie Youngmi Paul Monticciolo and Vivienne Sze. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018. This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. Cataloged from student-submitted PDF version of thesis. Includes bibliographical references (page 53). This thesis investigates the performance and viability of Simulink and HDL Coder from MathWorks as an alternative workflow for producing hardware description. Several designs were implemented towards this end. An FFT-based signal analyzer served as a pathfinding application to better understand the tools. In order to directly evaluate the ability of the workflow to faithfully recreate hardware operations, an existing architecture for nonlinear equalization was re-implemented and benchmarked. Finally, a new implementation of polynomial nonlinear equalization was created and benchmarked to explore the possible performance, parameterizability, and flexibility of hardware generated from a Simulink design. It was found that while the generated hardware does not perform quite as well as a hand-optimized design, it does perform well enough to be practical and also can be capable of greater flexibility in structure than a design created with a more traditional workflow. by Valerie Youngmi Sarge. M. Eng. 2018-12-18T19:47:03Z 2018-12-18T19:47:03Z 2018 2018 Thesis http://hdl.handle.net/1721.1/119717 1078637048 eng MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission. http://dspace.mit.edu/handle/1721.1/7582 53 pages application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Sarge, Valerie Youngmi Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title | Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title_full | Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title_fullStr | Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title_full_unstemmed | Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title_short | Evaluating Simulink HDL coder as a framework for flexible and modular hardware description |
| title_sort | evaluating simulink hdl coder as a framework for flexible and modular hardware description |
| topic | Electrical Engineering and Computer Science. |
| url | http://hdl.handle.net/1721.1/119717 |
| work_keys_str_mv | AT sargevalerieyoungmi evaluatingsimulinkhdlcoderasaframeworkforflexibleandmodularhardwaredescription |