Evaluating Simulink HDL coder as a framework for flexible and modular hardware description
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018.
Main Author: | Sarge, Valerie Youngmi |
---|---|
Other Authors: | Paul Monticciolo and Vivienne Sze. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/119717 |
Similar Items
-
Translation of HDL circuit description to circuit netlist
by: Ma, Su Yamin
Published: (2008) -
Modular verification of hardware systems
by: Vijayaraghavan, Muralidaran
Published: (2016) -
Operation-centric hardware description and synthesis
by: Hoe, James C. (James Chu-Yue)
Published: (2014) -
Investigation of hardware for adaptive minimal mean square error filter using verilog HDL
by: Wu, Lixin.
Published: (2008) -
Functional testing of ASICs designed with hardware description languages
by: Davis, Richard Christopher
Published: (2007)