Degradation of vertical GaN-on-GaN fin transistors: Step-stress and constant voltage experiments
We present an extensive analysis of the degradation of GaN-on-GaN fin-vertical transistors submitted to stress under positive gate voltage and off-state conditions. By analysing the degradation kinetics we demonstrate the existence of different processes: (i) trapping of electrons in the gate insula...
Main Authors: | Ruzzarin, M., Meneghini, M., De Santi, C., Sun, Min, Palacios, Tomas, Meneghesso, G., Zanoni, E. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | English |
Published: |
Elsevier BV
2019
|
Online Access: | https://hdl.handle.net/1721.1/121546 |
Similar Items
-
Nanostructured GaN transistors
by: Chowdhury, Nadim, et al.
Published: (2019) -
Recovery of drain-induced threshold voltage shift by positive gate bias in GaN power HEMTs with p-GaN gate
by: D. Favero, et al.
Published: (2024-01-01) -
Leakage current in GaN-on-GaN vertical GaN SBDs grown by HVPE on native GaN substrates
by: Weiyi Jin, et al.
Published: (2024-09-01) -
Fabrication of graphene-on-GaN vertical transistors
by: Zubair, Ahmad, Ph.D. Massachusetts Institute of Technology
Published: (2015) -
Review on the degradation of GaN-based lateral power transistors
by: C. De Santi, et al.
Published: (2021-01-01)