A sampling jitter tolerant continuous-time pipeline ADC

A sampling jitter tolerant continuous-time pipeline ADC

Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020

Bibliographic Details
Main Author:	Mittal, Rishabh.
Other Authors:	Anantha P. Chandrakasan and Hae-Seung Lee.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2020
Subjects:	Electrical Engineering and Computer Science.
Online Access:	https://hdl.handle.net/1721.1/128343

Similar Items

A Continuous-Time Pipeline ADC with Reduced Sensitivity to Clock Jitter
by: Mittal, Rishabh
Published: (2023)

Precision hybrid pipelined ADC
by: Markova, Mariana (Mariana T.)
Published: (2014)

Equation-based hierarchical optimization of a pipeline ADC
by: Khanna, Tania
Published: (2008)

Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
by: Brooks, Lane Gearle, 1975-
Published: (2009)

Timing jitter studies in modelocked fiber lasers
by: Sickler, Jason William, 1978-
Published: (2014)

Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015)

High-speed CMOS pipelined subranging ADC
by: Fan, Xianping
Published: (2010)

A 4th order continuous-time [Delta] [Epsilon] ADC with VCO-based integrator and quantizer
by: Park, Matthew Jeremiah
Published: (2009)

Low-power comparator-based pipelined ADC
by: Liew, Tien Wei.
Published: (2011)

Design of high performance continuous time sigma delta ADC
by: Zhang, Fan
Published: (2011)

Feasibility of a 16bit, 3MSPS multibit per stage pipeline ADC using digital calibration
by: Courcy, Matthew Louis, 1973-
Published: (2010)

Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009)

Asynchronous data-dependent jitter compensation
by: Price, Michael, Ph. D. (Michael R.). Massachusetts Institute of Technology
Published: (2010)

Source follower-based high-speed switched capacitor amplifier for pipelined ADCs
by: Siek, Liter, et al.
Published: (2015)

Decoupled Sampling for Real-Time Graphics Pipelines
by: Ragan-Kelley, Jonathan, et al.
Published: (2010)

Femtosecond fiber lasers at 1550 nm for high repetition rates and low timing jitter
by: Morse, Jonathan Lee
Published: (2013)

Attosecond timing jitter modelocked lasers and ultralow phase noise photonic microwave oscillators
by: Li, Duo, Ph. D. Massachusetts Institute of Technology
Published: (2014)

Mitigating timing noise in ADCs through digital post-processing
by: Weller, Daniel (Daniel Stuart)
Published: (2009)

The control of a high-speed, low-jitter pulse generator
by: Fitzpatrick, T. A.
Published: (2023)

Bayesian Post-Processing Methods for Jitter Mitigation in Sampling
by: Weller, Daniel Stuart, et al.
Published: (2012)

On the Estimation of Nonrandom Signal Coefficients From Jittered Samples
by: Goyal, Vivek K., et al.
Published: (2012)

Analysis and characterization of random skew and jitter in a novel clock network
by: Gutnik, Vadim
Published: (2014)

Timing mismatch calibration for time- interleaved ADC
by: Tan, Clarice Wen Ying
Published: (2019)

Fast And Accurate Receiver Jitter Tolerance Extrapolation Using The Q-Factor Linear Fitting Method
by: Abdul Rahim, Abdul Rais
Published: (2017)

Framework for 2D animation jitter
by: Lee, Pui Kuan.
Published: (2012)

An optical-electrical sub-sampling down-conversion receiver with continuous-time [Sigma] [Delta] modulation
by: Park, Matthew (Matthew J.)
Published: (2006)

An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit
by: Jiang, Shan, et al.
Published: (2010)

A 1.2V 80MS/S sample and hold for ADC applications
by: Reddy, Y. Sunil Gavaskar., et al.
Published: (2013)

Jitter compensation in sampling via polynomial least squares estimation
by: Weller, Daniel Stuart, et al.
Published: (2012)

Low jitter frequency multiplier
by: Yin, Jee Khoi
Published: (2011)

Framework for 2D SVG animation jitter
by: San, Lin Htet
Published: (2014)

A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014)

(VDL)² : a jitter measurement built-in self-test circuit for phase locked loops
by: Kam, Brandon Ray
Published: (2008)

Techniques for low-power high-performance ADCs
by: Lee, Sunghyuk
Published: (2014)

An on-chip input driver for a high-voltage SAR ADC
by: Linke, Kevin Robert
Published: (2014)

A highly digital, reconfigurable and voltage scalable SAR ADC
by: Yip, Marcus
Published: (2010)

High-speed CMOS time-domain ADC design
by: Chen, Qian
Published: (2023)

A 5-Bit 1.25GS/S 4.7mW delay-based pipelined ADC in 65nm CMOS
by: Mesgarani, A., et al.
Published: (2013)

A digital time skew calibration technique for time-interleaved ADCs
by: Qiu, Lei, et al.
Published: (2016)

Timing mismatch calibration circuit for high-speed time-interleaved ADCs
by: Liu, Yifei
Published: (2018)