Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor
Post-quantum cryptography (PQC) is currently a growing area of research and NIST PQC Round 2 schemes are being actively analyzed and optimized for both security and efficiency. In this work, we repurpose the cryptographic accelerators in an energy-efficient pre-quantum TLS crypto-processor to implem...
| Main Authors: | , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2020
|
| Online Access: | https://hdl.handle.net/1721.1/128546 |
| _version_ | 1810986656791003136 |
|---|---|
| author | Banerjee, Utsav Das, Siddharth Chandrakasan, Anantha P |
| author2 | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
| author_facet | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Banerjee, Utsav Das, Siddharth Chandrakasan, Anantha P |
| author_sort | Banerjee, Utsav |
| collection | MIT |
| description | Post-quantum cryptography (PQC) is currently a growing area of research and NIST PQC Round 2 schemes are being actively analyzed and optimized for both security and efficiency. In this work, we repurpose the cryptographic accelerators in an energy-efficient pre-quantum TLS crypto-processor to implement post-quantum key encapsulation schemes SIKE, Frodo and ThreeBears and signature scheme SPHINCS + . We utilize the modular arithmetic unit inside the elliptic curve cryptography accelerator to implement SIKE, while we use the AES-256 and SHA2-256 hardware primitives to substitute SHA3-256 and SHAKE-256 computations and accelerate the other three protocols. We accelerate the most computationally expensive components of these PQC protocols in hardware, thereby achieving up to an order of magnitude improvement in energy-efficiency over software implementations. |
| first_indexed | 2024-09-23T11:37:41Z |
| format | Article |
| id | mit-1721.1/128546 |
| institution | Massachusetts Institute of Technology |
| last_indexed | 2024-09-23T11:37:41Z |
| publishDate | 2020 |
| publisher | Institute of Electrical and Electronics Engineers (IEEE) |
| record_format | dspace |
| spelling | mit-1721.1/1285462022-10-01T04:55:06Z Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor Banerjee, Utsav Das, Siddharth Chandrakasan, Anantha P Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Post-quantum cryptography (PQC) is currently a growing area of research and NIST PQC Round 2 schemes are being actively analyzed and optimized for both security and efficiency. In this work, we repurpose the cryptographic accelerators in an energy-efficient pre-quantum TLS crypto-processor to implement post-quantum key encapsulation schemes SIKE, Frodo and ThreeBears and signature scheme SPHINCS + . We utilize the modular arithmetic unit inside the elliptic curve cryptography accelerator to implement SIKE, while we use the AES-256 and SHA2-256 hardware primitives to substitute SHA3-256 and SHAKE-256 computations and accelerate the other three protocols. We accelerate the most computationally expensive components of these PQC protocols in hardware, thereby achieving up to an order of magnitude improvement in energy-efficiency over software implementations. 2020-11-20T18:09:20Z 2020-11-20T18:09:20Z 2020-10 2020-09 Article http://purl.org/eprint/type/ConferencePaper 9781728133201 2158-1525 https://hdl.handle.net/1721.1/128546 Banerjee, Utsav et al. "Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor." IEEE International Symposium on Circuits and Systems (ISCAS), October 2020, Sevilla, Spain, Institute of Electrical and Electronics Engineers (IEEE), October 2020. © 2020 IEEE http://dx.doi.org/10.1109/iscas45731.2020.9180550 IEEE International Symposium on Circuits and Systems (ISCAS) Creative Commons Attribution-Noncommercial-Share Alike http://creativecommons.org/licenses/by-nc-sa/4.0/ application/pdf Institute of Electrical and Electronics Engineers (IEEE) Banerjee, Utsav |
| spellingShingle | Banerjee, Utsav Das, Siddharth Chandrakasan, Anantha P Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title | Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title_full | Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title_fullStr | Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title_full_unstemmed | Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title_short | Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor |
| title_sort | accelerating post quantum cryptography using an energy efficient tls crypto processor |
| url | https://hdl.handle.net/1721.1/128546 |
| work_keys_str_mv | AT banerjeeutsav acceleratingpostquantumcryptographyusinganenergyefficienttlscryptoprocessor AT dassiddharth acceleratingpostquantumcryptographyusinganenergyefficienttlscryptoprocessor AT chandrakasanananthap acceleratingpostquantumcryptographyusinganenergyefficienttlscryptoprocessor |