Scaling trapped-ion quantum computers with CMOS-integrated state readout
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2021
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/1721.1/129912 |
| _version_ | 1826201443284025344 |
|---|---|
| author | Kramnik, Danielius. |
| author2 | Rajeev J. Ram. |
| author_facet | Rajeev J. Ram. Kramnik, Danielius. |
| author_sort | Kramnik, Danielius. |
| collection | MIT |
| description | Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020 |
| first_indexed | 2024-09-23T11:51:37Z |
| format | Thesis |
| id | mit-1721.1/129912 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T11:51:37Z |
| publishDate | 2021 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/1299122021-02-20T03:23:26Z Scaling trapped-ion quantum computers with CMOS-integrated state readout Kramnik, Danielius. Rajeev J. Ram. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Electrical Engineering and Computer Science. Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020 Cataloged from student-submitted PDF of thesis. Includes bibliographical references (pages 155-164). Quantum information processing (QIP) has emerged as a powerful new computing paradigm as traditional Moore's law scaling slows due to skyrocketing costs of shrinking feature sizes, interconnects becoming the dominant source of energy consumption and delay as transistor critical dimensions fall below 10 nm, and power density limiting the activity factor in digital systems on a chip. Quantum computers use quantum states ("qubits") to store and manipulate information, giving them fundamental performance advantages over classical digital computers in certain applications. Although the feasibility of QIP has been proven for decades using smallscale (. 50 physical qubit) demonstration systems, the main problem is achieving scalability using existing designs. Individual atomic ions trapped by electromagnetic fields in a vacuum and manipulated using lasers have been a leading candidate for a physical substrate for QIP since the beginning, but scaling has been limited by the bulky free-space optics that are traditionally used for state manipulation and readout. CMOS chips with integrated photonics, on the other hand, can solve the scalability issue by tightly packing photodetectors for state readout, classical computing resources for timing and control, and optical waveguides and modulators for state manipulation onto the same chip. In recent years researchers have fabricated a planar ion trap in a CMOS foundry and addressed individual ions using photonic components built on a custom-fabricated ion trap, but the problem of CMOS-integrated state readout remains unaddressed. Current approaches to state readout use a large external lens and photomultiplier tube to detect state-dependent ion fluorescence. Instead, fabricating silicon photodetectors directly below the trap location would eliminate large light collection optics and enable scaling of readout to greater numbers of ions by closing the sensing-to-manipulation loop on-chip. This thesis addresses this issue by developing hardware and methodology to perform detailed characterization of single-photon avalanche diodes (SPADs) integrated on a CMOS ion trap at cryogenic temperatures, showing that state readout with speed and fidelity comparable to the bulk optics approach is possible. Based on our results, state readout experiments using a CMOS ion trap with integrated SPADs are presently underway at the MIT Lincoln Laboratory. by Danielius Kramnik. M. Eng. M.Eng. Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science 2021-02-19T20:53:00Z 2021-02-19T20:53:00Z 2020 2020 Thesis https://hdl.handle.net/1721.1/129912 1237491167 eng MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided. http://dspace.mit.edu/handle/1721.1/7582 164 pages application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Kramnik, Danielius. Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title | Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title_full | Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title_fullStr | Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title_full_unstemmed | Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title_short | Scaling trapped-ion quantum computers with CMOS-integrated state readout |
| title_sort | scaling trapped ion quantum computers with cmos integrated state readout |
| topic | Electrical Engineering and Computer Science. |
| url | https://hdl.handle.net/1721.1/129912 |
| work_keys_str_mv | AT kramnikdanielius scalingtrappedionquantumcomputerswithcmosintegratedstatereadout |