Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2021
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2021
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/1721.1/130686 |
| _version_ | 1826216300613992448 |
|---|---|
| author | Fang, Gloria(Gloria Yu Liang) |
| author2 | Anantha Chandrakasan. |
| author_facet | Anantha Chandrakasan. Fang, Gloria(Gloria Yu Liang) |
| author_sort | Fang, Gloria(Gloria Yu Liang) |
| collection | MIT |
| description | Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2021 |
| first_indexed | 2024-09-23T16:45:32Z |
| format | Thesis |
| id | mit-1721.1/130686 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T16:45:32Z |
| publishDate | 2021 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/1306862021-05-25T03:01:37Z Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor Fang, Gloria(Gloria Yu Liang) Anantha Chandrakasan. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Electrical Engineering and Computer Science. Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2021 Cataloged from the official PDF of thesis. Includes bibliographical references (pages 139-140). We create a Python based RISC-V simulator that is capable of simulating any assembly code written in RISC-V, and even perform simple power analysis of RISC-V designs. The power consumption of non-privileged RISC-V RV32IM instructions are measured experimentally, forming the basis for our simulator. These instructions include memory loads and stores, PC jumps and branches, as well as arithmetic instructions with register values. The object-oriented simulator also supports stepping and debugging. In the context of designing software for hardware use, the simulator helps assess vulnerability to side channel attacks by accepting input power consumption values. The power consumption graph of any disassembled RISC-V code can be obtained if the power consumption of each instruction is given as an input; then, from the output power consumption waveforms, we can assess how vulnerable a system is to side channel attacks. Because the power values can be customized based on what's experimentally measured, this means that our simulator can be applied to any disassembled code and to any system as long as the input power consumption of each instruction is supplied. Finally, we demonstrate an example application of the simulator on a pseudorandom function for simple side channel power analysis. by Gloria (Yu Liang) Fang. M. Eng. M.Eng. Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science 2021-05-24T19:40:24Z 2021-05-24T19:40:24Z 2021 2021 Thesis https://hdl.handle.net/1721.1/130686 1251779526 eng MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided. http://dspace.mit.edu/handle/1721.1/7582 140 pages application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Fang, Gloria(Gloria Yu Liang) Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title | Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title_full | Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title_fullStr | Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title_full_unstemmed | Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title_short | Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor |
| title_sort | instruction level power consumption simulator for modeling simple timing and power side channels in a 32 bit risc v micro processor |
| topic | Electrical Engineering and Computer Science. |
| url | https://hdl.handle.net/1721.1/130686 |
| work_keys_str_mv | AT fanggloriagloriayuliang instructionlevelpowerconsumptionsimulatorformodelingsimpletimingandpowersidechannelsina32bitriscvmicroprocessor |