A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems
© 2018 by the authors. Licensee MDPI, Basel, Switzerland. We propose a dual-channel interface architecture that allocates high and low transition-density bit streams to two separate channels. The transmitter utilizes the stacked drivers with charge-recycling to reduce the power consumption. The dire...
Autors principals: | Kim, Sang-Hoon, Shin, Hoon, Jeong, Youngkyun, Lee, June-Hee, Choi, Jaehyuk, Chun, Jung-Hoon |
---|---|
Format: | Article |
Publicat: |
2021
|
Accés en línia: | https://hdl.handle.net/1721.1/132163 |
Ítems similars
-
A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems
per: Kim, Sang-Hoon, et al.
Publicat: (2022) -
CMOS building blocks for 10+Gb/s clock data recovery circuit
per: Liu, Haiqi
Publicat: (2010) -
Design Techniques for CMOS Wireline NRZ Receivers Up To 56 Gb/s
per: Behzad Razavi
Publicat: (2023-01-01) -
A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s hybrid analog equalizer under 21-dB channel loss in 65-nm CMOS
per: Balachandran, Arya, et al.
Publicat: (2020) -
N-Terminal Region of GbIspH1, Ginkgo biloba IspH Type 1, May Be Involved in the pH-Dependent Regulation of Enzyme Activity
per: Bok-Kyu Shin, et al.
Publicat: (2015-01-01)