GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning
© 2020 IEEE. Automatic transistor sizing is a challenging problem in circuit design due to the large design space, complex performance tradeoffs, and fast technology advancements. Although there have been plenty of work on transistor sizing targeting on one circuit, limited research has been done on...
Main Authors: | Wang, H, Wang, K, Yang, J, Shen, L, Sun, N, Lee, HS, Han, S |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021
|
Online Access: | https://hdl.handle.net/1721.1/132297 |
Similar Items
-
GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning
by: Wang, Haoxuan, et al.
Published: (2021) -
Denovo-GCN: De Novo Peptide Sequencing by Graph Convolutional Neural Networks
by: Ruitao Wu, et al.
Published: (2023-04-01) -
STN-GCN: Spatial and Temporal Normalization Graph Convolutional Neural Networks for Traffic Flow Forecasting
by: Chunzhi Wang, et al.
Published: (2023-07-01) -
Determining the optimal number of GAT and GCN layers for node classification in graph neural networks
by: Noor, Humaira, et al.
Published: (2023) -
GaitGCN++: Improving GCN-based gait recognition with part-wise attention and DropGraph
by: Md. Bakhtiar Hasan, et al.
Published: (2023-07-01)