Design and development of the DAQ and Timing Hub for CMS Phase-2

© Copyright owned by the author(s) under the terms of the Creative Commons. The CMS detector will undergo a major upgrade for Phase-2 of the LHC program, starting around 2026. The upgraded Level-1 hardware trigger will select events at a rate of 750 kHz. At an expected event size of 7.4 MB this corr...

Full description

Bibliographic Details
Format: Article
Language:English
Published: Sissa Medialab 2021
Online Access:https://hdl.handle.net/1721.1/132324
_version_ 1826215005795647488
collection MIT
description © Copyright owned by the author(s) under the terms of the Creative Commons. The CMS detector will undergo a major upgrade for Phase-2 of the LHC program, starting around 2026. The upgraded Level-1 hardware trigger will select events at a rate of 750 kHz. At an expected event size of 7.4 MB this corresponds to a data rate of up to 50 Tbit/s. Optical links will carry the signals from on-detector front-end electronics to back-end electronics in ATCA crates in the service cavern. A DAQ and Timing Hub board aggregates data streams from back-end boards over point-to-point links, provides buffering and transmits the data to the commercial data-to-surface network for processing and storage. This hub board is also responsible for the distribution of timing, control and trigger signals to the back-ends. This paper presents the current development towards the DAQ and Timing Hub and the design of the first prototype, to be used as for validation and integration with the first back-end prototypes in 2019-2020.
first_indexed 2024-09-23T16:15:21Z
format Article
id mit-1721.1/132324
institution Massachusetts Institute of Technology
language English
last_indexed 2024-09-23T16:15:21Z
publishDate 2021
publisher Sissa Medialab
record_format dspace
spelling mit-1721.1/1323242021-09-21T03:06:13Z Design and development of the DAQ and Timing Hub for CMS Phase-2 © Copyright owned by the author(s) under the terms of the Creative Commons. The CMS detector will undergo a major upgrade for Phase-2 of the LHC program, starting around 2026. The upgraded Level-1 hardware trigger will select events at a rate of 750 kHz. At an expected event size of 7.4 MB this corresponds to a data rate of up to 50 Tbit/s. Optical links will carry the signals from on-detector front-end electronics to back-end electronics in ATCA crates in the service cavern. A DAQ and Timing Hub board aggregates data streams from back-end boards over point-to-point links, provides buffering and transmits the data to the commercial data-to-surface network for processing and storage. This hub board is also responsible for the distribution of timing, control and trigger signals to the back-ends. This paper presents the current development towards the DAQ and Timing Hub and the design of the first prototype, to be used as for validation and integration with the first back-end prototypes in 2019-2020. 2021-09-20T18:21:50Z 2021-09-20T18:21:50Z 2020-11-05T16:27:45Z Article http://purl.org/eprint/type/ConferencePaper https://hdl.handle.net/1721.1/132324 en 10.22323/1.343.0129 Proceedings of Science Creative Commons Attribution-NonCommercial-NoDerivs License http://creativecommons.org/licenses/by-nc-nd/4.0/ application/pdf Sissa Medialab Proceedings of Science
spellingShingle Design and development of the DAQ and Timing Hub for CMS Phase-2
title Design and development of the DAQ and Timing Hub for CMS Phase-2
title_full Design and development of the DAQ and Timing Hub for CMS Phase-2
title_fullStr Design and development of the DAQ and Timing Hub for CMS Phase-2
title_full_unstemmed Design and development of the DAQ and Timing Hub for CMS Phase-2
title_short Design and development of the DAQ and Timing Hub for CMS Phase-2
title_sort design and development of the daq and timing hub for cms phase 2
url https://hdl.handle.net/1721.1/132324