A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking
© 1966-2012 IEEE. This paper reports a 32-unit phase-locked dense heterodyne receiver array at fmathrm RF=240 GHz. To synthesize a large receiving aperture without large sidelobe response, this chip has the following two features. The first feature is the small size of the heterodyne receiver unit,...
Main Authors: | Hu, Zhi, Wang, Cheng, Han, Ruonan |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2021
|
Online Access: | https://hdl.handle.net/1721.1/135180 |
Similar Items
-
A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking
by: Hu, Zhi, et al.
Published: (2022) -
A 9GHz injection locked loop optical clock receiver in 32-nm CMOS
by: Leu, Jonathan Chung
Published: (2011) -
Miniaturized 3-bit phase shifter for 60 GHz phased-array in 65 nm CMOS technology
by: Meng, Fanyi, et al.
Published: (2013) -
Design of ultra-low-power 60-GHz direct-conversion receivers in 65-nm CMOS
by: Cai, Deyun, et al.
Published: (2014) -
Design of a low power 60GHz OOK receiver in 65nm CMOS technology
by: Lu, Zhenghao, et al.
Published: (2013)