A Common Backend for Hardware Acceleration on FPGA
© 2017 IEEE. Field Programmable Gate Arrays (FPGAs) are configurable integrated circuits able to provide a good trade-off in terms of performance, power consumption, and flexibility with respect to other architectures, like CPUs, GPUs and ASICs. The main drawback in using FPGAs, however, is their st...
Main Authors: | Del Sozzo, Emanuele, Baghdadi, Riyadh, Amarasinghe, Saman, Santambrogio, Marco D. |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021
|
Online Access: | https://hdl.handle.net/1721.1/137268 |
Similar Items
-
A Common Backend for Hardware Acceleration on FPGA
by: Del Sozzo, Emanuele, et al.
Published: (2021) -
Quantum correction hardware accelerator design on FPGA
by: Cao, Hongyu
Published: (2023) -
Quantum correction hardware accelerator design on FPGA
by: Soh, Siang Yang
Published: (2024) -
Comparison between GPU and FPGA as hardware accelerator
by: Yang, Lu
Published: (2014) -
A comparison between GPU and FPGA as hardware accelerators
by: Loh, Jason Keng Sang
Published: (2016)