Author restrospective AEGIS: architecture for tamper-evident and tamper-resistant processing
AEGIS is a single-chip secure processor that can be used to protect the integrity and confidentiality of an application program from both physical and software attacks. We briefly describe the history behind this architecture and its key features, discuss main observations and lessons from the proje...
主要な著者: | Suh, G. Edward, Fletcher, Christopher, Clarke, Dwaine, Gassend, Blaise, van Dijk, Marten, Devadas, Srinivas |
---|---|
その他の著者: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
フォーマット: | 論文 |
言語: | English |
出版事項: |
Association for Computing Machinery (ACM)
2021
|
オンライン・アクセス: | https://hdl.handle.net/1721.1/137542 |
類似資料
-
Author restrospective AEGIS: architecture for tamper-evident and tamper-resistant processing
著者:: Suh, G. Edward, 等
出版事項: (2021) -
The AEGIS Processor Architecture for Tamper-Evident and Tamper-Resistant Processing
著者:: Suh, G. Edward, 等
出版事項: (2023) -
The AEGIS Processor Architecture for Tamper-Evident and Private Tamper-Resistant Enviorments
著者:: Suh, G. Edward, 等
出版事項: (2023) -
Generalized external interaction with tamper-resistant hardware with bounded information leakage
著者:: Yu, Xiangyao, 等
出版事項: (2014) -
Caches and Merkle Trees for Efficient Memory Authentication
著者:: Gassend, Blaise, 等
出版事項: (2023)