A delay-locked loop for clock recovery and data synchronization

A delay-locked loop for clock recovery and data synchronization

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1990.

Bibliographic Details
Main Author:	Bulzacchelli, John F. (John Francis)
Other Authors:	James K. Roberge.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2005
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/13965

Similar Items

Design of a hysteresis frequency lock detector for dual-loops clock and data recovery circuit
by: Tan, Yung Sern, et al.
Published: (2013)

A theory of clock synchronization
by: Patt, Boaz
Published: (2007)

A 9GHz injection locked loop optical clock receiver in 32-nm CMOS
by: Leu, Jonathan Chung
Published: (2011)

Optimal Clock Synchronization Under Different Delay Assumptions
by: Attiya, Hagit, et al.
Published: (2023)

Design of a phase-locked loop circuit in gallium arsenide for use in a high frequency clock distribution chip
by: Bandy, James H. (James Henry)
Published: (2007)

Synchronous communication techniques for rationally clocked systems
by: Sarmenta, Luis Francisco G. (Luis Francisco Gumaru)
Published: (2007)

Clock synchronization over bluetooth
by: Pham, Bao Trung
Published: (2017)

All-optical clock recovery using a mode-locked fiber figure-eight laser with a semiconductor nonlinearity
by: Adams, Laura Ellen
Published: (2005)

Clock synchronization over bluetooth
by: Chang, Jun Wei
Published: (2017)

Clock and data recovery circuits
by: Adaikkalam Raguraman
Published: (2010)

Clock data recovery circuits
by: Ong, Henry Kok Fong.
Published: (2011)

A superconducting bandpass delta-sigma modulator for direct analog-to-digital conversion of microwave radio
by: Bulzacchelli, John F. (John Francis)
Published: (2005)

Time surveying : clock synchronization over packet networks
by: Troxel, Gregory D. (Gregory Donald)
Published: (2006)

A 2.5 Gb/s SONET clock and data recovery macro cell
by: Dickson, Andrew Holden
Published: (2007)

Design of on-chip monitoring circuits for clock delay and temperature
by: Kakuru, George Bamuturaki
Published: (2016)

A dual-loop clock and data recovery circuit with compact quarter-rate CMOS linear phase detector
by: Tan, Yung Sern, et al.
Published: (2013)

A digital phase-locked loop for hard disk drive read channel appliations
by: Wallberg, John Leonard
Published: (2008)

A phase-locked loop for laser scanners
by: Allen, Janet A
Published: (2005)

A Theory of Clock Synchronization
by: Patt, Boaz
Published: (2023)

Efficient At-most-once Messages Based on Synchronized Clocks
by: Liskov, Barbara, et al.
Published: (2023)

Exploiting electrical grid for accurate and secure clock synchronization
by: Viswanathan, Sreejaya, et al.
Published: (2019)

Resilient clock synchronization using power grid voltage
by: Rabadi, Dima, et al.
Published: (2021)

Resilience bounds of sensing-based network clock synchronization
by: Tan, Rui, et al.
Published: (2020)

An improved Multipath Estimating Delay-Lock-Loop method based on Teager-Kaiser operator
by: Fa, Ji Yuan, et al.
Published: (2018)

Robust phase locked loop for grid synchronization of distributed power generation systems
by: Lee, Beng Chuan
Published: (2016)

Phase-locked loop digital FM receiver for wireless communications
by: Ekvetchavit, Thunyachate, 1974-
Published: (2009)

Review of clock synchronization in quantum communications
by: Azahari, Nur Shahirah, et al.
Published: (2022)

Gradient Clock Synchronization in Dynamic Networks
by: Locher, Thomas, et al.
Published: (2009)

Clocking and synchronization with a fault-tolerant multiprocessor,
by: Krauss, Howard Ronald
Published: (2013)

A spread spectrum sonar with noise-locked loop-based entrainment
by: Richards, Joseph L. (Joseph Lee), 1977-
Published: (2014)

Nonlinear estimation theory and phase-lock loops.
by: Eterno, John S
Published: (2012)

A noise-gated PLL for clock recovery in a free-space laser communication system
by: Lund, Gavin
Published: (2013)

Design of phase detector for PLL based clock and data recovery circuits
by: Sawant Ketan Suresh.
Published: (2011)

Design of high-speed low-power clock and data recovery circuit
by: Alper, Cabuk
Published: (2008)

CMOS building blocks for 10+Gb/s clock data recovery circuit
by: Liu, Haiqi
Published: (2010)

Energy-efficient clock synchronization technique for IoT
by: Onyeka, Ezema Ernest
Published: (2019)

(VDL)² : a jitter measurement built-in self-test circuit for phase locked loops
by: Kam, Brandon Ray
Published: (2008)

A low phase noise ring oscillator phase-locked loop for wireless applications
by: Weltin-Wu, Colin
Published: (2006)

A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop
by: Perrott, Michael H., et al.
Published: (2010)

Phase Locked Loop For Bluetooth Radio
by: Anbalagan, Loganathan
Published: (2017)