A delay-locked loop for clock recovery and data synchronization

A delay-locked loop for clock recovery and data synchronization

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1990.

Bibliographic Details
Main Author:	Bulzacchelli, John F. (John Francis)
Other Authors:	James K. Roberge.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2005
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/13965

Similar Items

A 9GHz injection locked loop optical clock receiver in 32-nm CMOS
by: Leu, Jonathan Chung
Published: (2011)

A superconducting bandpass delta-sigma modulator for direct analog-to-digital conversion of microwave radio
by: Bulzacchelli, John F. (John Francis)
Published: (2005)

A theory of clock synchronization
by: Patt, Boaz
Published: (2007)

Design of a phase-locked loop circuit in gallium arsenide for use in a high frequency clock distribution chip
by: Bandy, James H. (James Henry)
Published: (2007)

All-optical clock recovery using a mode-locked fiber figure-eight laser with a semiconductor nonlinearity
by: Adams, Laura Ellen
Published: (2005)

Synchronous communication techniques for rationally clocked systems
by: Sarmenta, Luis Francisco G. (Luis Francisco Gumaru)
Published: (2007)

A digital phase-locked loop for hard disk drive read channel appliations
by: Wallberg, John Leonard
Published: (2008)

A phase-locked loop for laser scanners
by: Allen, Janet A
Published: (2005)

Time surveying : clock synchronization over packet networks
by: Troxel, Gregory D. (Gregory Donald)
Published: (2006)

A 2.5 Gb/s SONET clock and data recovery macro cell
by: Dickson, Andrew Holden
Published: (2007)

Design of on-chip monitoring circuits for clock delay and temperature
by: Kakuru, George Bamuturaki
Published: (2016)

Phase-locked loop digital FM receiver for wireless communications
by: Ekvetchavit, Thunyachate, 1974-
Published: (2009)

A spread spectrum sonar with noise-locked loop-based entrainment
by: Richards, Joseph L. (Joseph Lee), 1977-
Published: (2014)

A low phase noise ring oscillator phase-locked loop for wireless applications
by: Weltin-Wu, Colin
Published: (2006)

(VDL)² : a jitter measurement built-in self-test circuit for phase locked loops
by: Kam, Brandon Ray
Published: (2008)

Clock synchronization over bluetooth
by: Chang, Jun Wei
Published: (2017)

Fractional‐N multiplying delay‐locked loop with delay‐locked loop‐based injection clock generation
by: D.‐W. Jee
Published: (2016-04-01)

A 1.6-3.2GHz, high phase accuracy quadrature phase locked loop
by: Ginsburg, Brian P. (Brian Paul), 1980-
Published: (2005)

A noise-gated PLL for clock recovery in a free-space laser communication system
by: Lund, Gavin
Published: (2013)

Clock synchronization over bluetooth
by: Pham, Bao Trung
Published: (2017)

The effects of excess loop delay in continuous-time sigma-delta modulators
by: Lee, Hyunjoo Jenny
Published: (2007)

Finding linearization violations in lock-free concurrent data structures
by: Dabdoub, Sebastien Alberto
Published: (2014)

Active optical clock distribution
by: Simpkins, Travis L. (Travis Lee), 1977-
Published: (2014)

Fast bug finding in lock-free data structures with CB-DPOR
by: Van den Hooff, Jelle (Jelle August)
Published: (2014)

Clock data recovery circuits
by: Ong, Henry Kok Fong.
Published: (2011)

Clock and data recovery circuits
by: Adaikkalam Raguraman
Published: (2010)

Cavity filtered injection locking for large angle atomic interferometry
by: Liptay, Thomas John, 1977-
Published: (2014)

Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009)

Designing the ClockSketch user experience
by: Hobbs, Katherine Anna
Published: (2016)

Channel equalization for self-synchronizing chaotic systems
by: Barron, Richard J. (Richard John)
Published: (2007)

An on chip low skew optical clock receiver
by: Lum, Allan Marn Loy, 1978-
Published: (2014)

Theoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock Data Recovery (CDR)
by: Zainab Mohamad Ashari, et al.
Published: (2012-01-01)

Debugging multithreaded programs that incorporate user-level locking
by: Stark, Andrew F. (Andrew Frederick), 1975-
Published: (2010)

High Speed Delay-Locked Loop for Multiple Clock Phase Generation
by: A. Ghanbari, et al.
Published: (2013-01-01)

Control of manufacturing systems with delay
by: Van Ryzin, Garrett John
Published: (2005)

Exploiting electrical grid for accurate and secure clock synchronization
by: Viswanathan, Sreejaya, et al.
Published: (2019)

Application of a resonant transmission line clock driver
by: Cavazos, Charles J. (Charles Jason)
Published: (2013)

PLL-based active optical clock distribution
by: Kern, Alexandra M., 1979-
Published: (2005)

Optimization of a magnetically saturable interior permanent-magnet synchronous machine drive
by: Lovelace, Edward Carl Francis
Published: (2005)

Robust dynamic symbol recognition : the ClockSketch classifier
by: Ma, Kăichén
Published: (2014)